Abstract
Multilevel flash memory cells double or even triple storage density, producing affordable solid-state disks for end users. However, flash lifetime is becoming a critical issue in the popularity of solid-state disks. Wear-leveling methods can prevent flash-storage devices from prematurely retiring any portions of flash memory. The two practical challenges of wear-leveling design are implementation cost and tuning complexity. This study proposes a new wear-leveling design that features both simplicity and adaptiveness. This design requires no new data structures, but utilizes the intelligence available in sector-translating algorithms. Using an on-line tuning method, this design adaptively tunes itself to reach good balance between wear evenness and overhead. A series of trace-driven simulations show that the proposed design outperforms a competitive existing design in terms of wear evenness and overhead reduction. This study also presents a prototype that proves the feasibility of this wear-leveling design in real solid-state disks.
- N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In ATC'08: USENIX 2008 Annual Technical Conference on Annual Technical Conference, pages 57--70. USENIX Association, 2008. Google Scholar
Digital Library
- L.-P. Chang and C.-D. Du. Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers. ACM Trans. Des. Autom. Electron. Syst., 15 (1): 1--36, 2009. Google Scholar
Digital Library
- L.-P. Chang and T.-W. Kuo. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Transactions on Storage, 1 (4): 381--418, 2005. Google Scholar
Digital Library
- L.-P. Chang, T.-W. Kuo, and S.-W. Lo. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. ACM Trans. on Embedded Computing Sys., 3 (4): 837--863, 2004. Google Scholar
Digital Library
- Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Improving flash wear-leveling by proactively moving static data. IEEE Transactions on Computers, 59 (1): 53 --65, jan. 2010. Google Scholar
Digital Library
- M.-L. Chiang, P. C. H. Lee, and R. chuan Chang. Using data clustering to improve cleaning performance for flash memory. Software Practice and Experience, 29 (3): 267--290, 1999. Google Scholar
Digital Library
- A. Gupta, Y. Kim, and B. Urgaonkar. Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pages 229--240. ACM, 2009. Google Scholar
Digital Library
- 006)}b:systemcIEEE Standards Association. IEEE Std 1666--2005 IEEE Standard SystemC Language Reference Manual. pages 1--423, 2006.Google Scholar
- D. Jung, Y.-H. Chae, H. Jo, J.-S. Kim, and J. Lee. A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, pages 160--164. ACM, 2007. Google Scholar
Digital Library
- J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee. A multi-channel architecture for high-performance NAND flash-based storage system. J. Syst. Archit., 53 (9): 644--658, 2007. Google Scholar
Digital Library
- H.-J. Kim and S.-G. Lee. An effective flash memory manager for reliable flash memory space management. IEICE Transactions on Information and System., 85 (6): 950--964, 2002.Google Scholar
- S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. Trans. on Embedded Computing Sys., 6 (3): 18, 2007. Google Scholar
Digital Library
- Wear-Leveling Techniques in NAND Flash Devices. Micron® Application Note (TN-29--42), 2008.Google Scholar
- Wear Leveling in Single Level Cell NAND Flash Memories. Numonyx® Application Note (AN1822), 2006.Google Scholar
- C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Trans. Embed. Comput. Syst., 7 (4): 1--23, 2008. Google Scholar
Digital Library
- K. Rosen. Discrete mathematics and its applications. McGraw-Hill New York, 2003. ISBN 0072424346.Google Scholar
- K9F8G08B0M 1Gb * 8 Bit SLC NAND Flash Memory Data Sheet. Samsung Electronics Company, 2006.Google Scholar
- K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company, 2008.Google Scholar
- Y. J. Seong, E. H. Nam, J. H. Yoon, H. Kim, J.-Y. Choi, S. Lee, Y. H. Bae, J. Lee, Y. Cho, and S. L. Min. Hydra: A block-mapped parallel flash memory solid-state disk architecture. IEEE Transactions on Computers, 59: 905--921, 2010. Google Scholar
Digital Library
- Wear Leveling. Spansion® Application Note (AN01), 2008.Google Scholar
- SmartMedia® Specification. SSFDC Forum, 1999.Google Scholar
- S. P. D.-H. L. S.-W. L. Tae-Sun Chung, Dong-Joo Park and H.-J. Song. System software for flash memory: a survey. In EUC '06: Embedded and Ubiquitous Computing, pages 394--404, 2006. Google Scholar
Digital Library
Index Terms
A low-cost wear-leveling algorithm for block-mapping solid-state disks
Recommendations
Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers
Solid-state disks (SSDs) are storage devices that emulate hard drives with flash memory. They have been widely deployed in mobile computers as disk drive replacements. Flash memory is organized in terms of erase blocks. With the current technology, a ...
A group-based wear-leveling algorithm for large-capacity flash memory storage systems
CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systemsAlthough NAND flash memory has become one of the most popular storage media for portable devices, it has a serious problem with respect to lifetime. Each block of NAND flash memory has a limited number of program/erase cycles, usually 10,000-100,000, ...
A low-cost wear-leveling algorithm for block-mapping solid-state disks
LCTES '11: Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systemsMultilevel flash memory cells double or even triple storage density, producing affordable solid-state disks for end users. However, flash lifetime is becoming a critical issue in the popularity of solid-state disks. Wear-leveling methods can prevent ...







Comments