skip to main content
research-article

A low-cost wear-leveling algorithm for block-mapping solid-state disks

Published:11 April 2011Publication History
Skip Abstract Section

Abstract

Multilevel flash memory cells double or even triple storage density, producing affordable solid-state disks for end users. However, flash lifetime is becoming a critical issue in the popularity of solid-state disks. Wear-leveling methods can prevent flash-storage devices from prematurely retiring any portions of flash memory. The two practical challenges of wear-leveling design are implementation cost and tuning complexity. This study proposes a new wear-leveling design that features both simplicity and adaptiveness. This design requires no new data structures, but utilizes the intelligence available in sector-translating algorithms. Using an on-line tuning method, this design adaptively tunes itself to reach good balance between wear evenness and overhead. A series of trace-driven simulations show that the proposed design outperforms a competitive existing design in terms of wear evenness and overhead reduction. This study also presents a prototype that proves the feasibility of this wear-leveling design in real solid-state disks.

References

  1. N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In ATC'08: USENIX 2008 Annual Technical Conference on Annual Technical Conference, pages 57--70. USENIX Association, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. L.-P. Chang and C.-D. Du. Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers. ACM Trans. Des. Autom. Electron. Syst., 15 (1): 1--36, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. L.-P. Chang and T.-W. Kuo. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Transactions on Storage, 1 (4): 381--418, 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. L.-P. Chang, T.-W. Kuo, and S.-W. Lo. Real-time garbage collection for flash-memory storage systems of real-time embedded systems. ACM Trans. on Embedded Computing Sys., 3 (4): 837--863, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Y.-H. Chang, J.-W. Hsieh, and T.-W. Kuo. Improving flash wear-leveling by proactively moving static data. IEEE Transactions on Computers, 59 (1): 53 --65, jan. 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. M.-L. Chiang, P. C. H. Lee, and R. chuan Chang. Using data clustering to improve cleaning performance for flash memory. Software Practice and Experience, 29 (3): 267--290, 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. A. Gupta, Y. Kim, and B. Urgaonkar. Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pages 229--240. ACM, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 006)}b:systemcIEEE Standards Association. IEEE Std 1666--2005 IEEE Standard SystemC Language Reference Manual. pages 1--423, 2006.Google ScholarGoogle Scholar
  9. D. Jung, Y.-H. Chae, H. Jo, J.-S. Kim, and J. Lee. A group-based wear-leveling algorithm for large-capacity flash memory storage systems. In CASES '07: Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, pages 160--164. ACM, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. J.-U. Kang, J.-S. Kim, C. Park, H. Park, and J. Lee. A multi-channel architecture for high-performance NAND flash-based storage system. J. Syst. Archit., 53 (9): 644--658, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. H.-J. Kim and S.-G. Lee. An effective flash memory manager for reliable flash memory space management. IEICE Transactions on Information and System., 85 (6): 950--964, 2002.Google ScholarGoogle Scholar
  12. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. Trans. on Embedded Computing Sys., 6 (3): 18, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Wear-Leveling Techniques in NAND Flash Devices. Micron® Application Note (TN-29--42), 2008.Google ScholarGoogle Scholar
  14. Wear Leveling in Single Level Cell NAND Flash Memories. Numonyx® Application Note (AN1822), 2006.Google ScholarGoogle Scholar
  15. C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable ftl (flash translation layer) architecture for nand flash-based applications. ACM Trans. Embed. Comput. Syst., 7 (4): 1--23, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. K. Rosen. Discrete mathematics and its applications. McGraw-Hill New York, 2003. ISBN 0072424346.Google ScholarGoogle Scholar
  17. K9F8G08B0M 1Gb * 8 Bit SLC NAND Flash Memory Data Sheet. Samsung Electronics Company, 2006.Google ScholarGoogle Scholar
  18. K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company, 2008.Google ScholarGoogle Scholar
  19. Y. J. Seong, E. H. Nam, J. H. Yoon, H. Kim, J.-Y. Choi, S. Lee, Y. H. Bae, J. Lee, Y. Cho, and S. L. Min. Hydra: A block-mapped parallel flash memory solid-state disk architecture. IEEE Transactions on Computers, 59: 905--921, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Wear Leveling. Spansion® Application Note (AN01), 2008.Google ScholarGoogle Scholar
  21. SmartMedia® Specification. SSFDC Forum, 1999.Google ScholarGoogle Scholar
  22. S. P. D.-H. L. S.-W. L. Tae-Sun Chung, Dong-Joo Park and H.-J. Song. System software for flash memory: a survey. In EUC '06: Embedded and Ubiquitous Computing, pages 394--404, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A low-cost wear-leveling algorithm for block-mapping solid-state disks

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM SIGPLAN Notices
        ACM SIGPLAN Notices  Volume 46, Issue 5
        LCTES '10
        May 2011
        170 pages
        ISSN:0362-1340
        EISSN:1558-1160
        DOI:10.1145/2016603
        Issue’s Table of Contents
        • cover image ACM Conferences
          LCTES '11: Proceedings of the 2011 SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
          April 2011
          182 pages
          ISBN:9781450305556
          DOI:10.1145/1967677

        Copyright © 2011 ACM

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 11 April 2011

        Check for updates

        Qualifiers

        • research-article

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!