Temporal isolation on multiprocessing architectures

ABSTRACT

Multiprocessing architectures provide hardware for executing multiple tasks simultaneously via techniques such as simultaneous multithreading and symmetric multiprocessing. The problem addressed by this paper is that even when tasks that are executing concurrently do not communicate, they may interfere by affecting each others' timing. For cyber-physical system applications, such interference can nullify many of the advantages offered by parallel hardware and can enormously complicate synthesis of software from models. This paper examines what changes need to be made at lower levels of abstraction to support temporal isolation for effective software synthesis. We discuss techniques at the microarchitecture level, in the memory hierarchy, in on-chip communication, and in the instruction-set architecture that can facilitate temporal isolation.

References

1. B. Akesson et al. Composability and predictability for independent application development, verification, and execution. In M. Hübner and J. Becker, editors. Multiprocessor System-on-Chip --- Hardware Design and Tool Integration. Springer, 2010.
2. J. Barre, C. Rochange, and P. Sainrat. A predictable simultaneous multithreading scheme for hard real-time. In Proc. of ARCS, volume LNCS 4934, pages 161--172, Springer, 2008. doi:10.1007/978-3-540-78153-0_13.
3. D. Bui, H. Patel, and E. Lee. Deploying hard real-time control software on chip-multiprocessors. In Proc. of RTCSA, pages 283--292, 2010. doi:10.1109/RTCSA.2010.43.
4. S. J. Eggers, J. S. Emer, H. M. Levy, J. L. Lo, R. L. Stamm, and D. M. Tullsen. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 17:12--19, 1997.
5. A. El-Haj-Mahmoud, A. S. AL-Zawawi, A. Anantaraman, and E. Rotenberg. Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing. In Proc. of CASES, pages 213--224, New York, NY, USA, 2005. ACM. doi: 10.1145/1086297.1086326.
6. K. Goossens et al. Guaranteeing the quality of services in networks on chip. In Networks on chip, pages 61--82, Hingham, MA, USA, 2003. Kluwer.
7. N. J. H. Ip and S. A. Edwards. A processor extension for cycle-accurate real-time software. In Proc. of the IFIP International Conference on Embedded and Ubiquitous Computing (EUC), pages 449--458, Seoul, Korea, 2006. doi: 10.1007/11802167_46.
8. E. A. Lee. Cyber physical systems: Design challenges. In Proceedings of ISORC, pages 363--369, Orlando, Florida, 2008. IEEE. doi:10.1109/IS0RC.2008.25.
9. E. A. Lee. Computing needs time. CACM, 52(5):70--79, 2009. doi: 10.1145/1506409.1506426.
10. B. Lickly et al. Predictable programming on a precision timed architecture. In Proc. of CASES, pages 137--146, USA, 2008. ACM. doi:10.1145/1450095.1450117.
11. S. Metzlaff, S. Uhrig, J. Mische, and T. Ungerer. Predictable dynamic instruction scratchpad for simultaneous multithreaded processors. In Proc. of MEDEA, pages 38--45, New York, NY, USA, 2008. ACM. doi: 10.1145/1509084.1509090.
12. J. Mische, S. Uhrig, F. Kluge, and T. Ungerer. Exploiting spare resources of in-order SMT processors executing hard real-time threads. In ICCD, pages 371--376, 2008. doi:10.1109/ICCD.2008.4751887.
13. C. Pitter and M. Schoeberl. A real-time java chip-multiprocessor. ACM TECS, 10(1):9:1-34, 2010. doi:10.1145/1814539.1814548.
14. J. Rosen, A. Andrei, P. Eles, and Z. Peng. Bus access optimization for predictable implementation of real-time applications on multiprocessor systems-on-chip. In Proc. of RTSS, pages 49--60. IEEE, 2007. doi:10.1109/RTSS.2007.13.
15. Z. Shi and A. Burns. Real-time communication analysis for on-chip networks with wormhole switching. In Proc. of NOCS, pages 161--170. IEEE, 2008. doi:10.1109/N0CS.2008.4492735.
16. Y. H. Song and T. M. Pinkston. On message-dependent deadlocks in multiprocessor/multicomputer systems. In HiPC, pages 345--354, London, UK, 2000. Springer-Verlag.
17. T. Ungerer et al. Merasa: Multicore execution of hard real-time applications supporting analyzability. IEEE Micro, 30(5):66--75, Sept.-Oct. 2010. doi:10.1109/MK.2010.78.
18. R. Wilhelm, D. Grund, J. Reineke, M. Schlickling, M. Pister, and C. Ferdinand. Memory hierarchies. pipelines, and buses for future architectures in time-critical embedded systems. IEEE TCAD, 28(7), 2009. doi:10.1109/TCAD.2009.2013287.

Index Terms

• Applied computing

  • Computers in other domains

• Computer systems organization

  • Architectures

    • Other architectures

  • Embedded and cyber-physical systems

  • Real-time systems