PRET DRAM controller: bank privatization for predictability and temporal isolation

ABSTRACT

Hard real-time embedded systems employ high-capacity memories such as Dynamic RAMs (DRAMs) to cope with increasing data and code sizes of modern designs. However, memory controller design has so far largely focused on improving average-case performance. As a consequence, the latency of memory accesses is unpredictable, which complicates the worst-case execution time analysis necessary for hard real-time embedded systems.

Our work introduces a novel DRAM controller design that is predictable and that significantly reduces worst-case access latencies. Instead of viewing the DRAM device as one resource that can only be shared as a whole, our approach views it as multiple resources that can be shared between one or more clients individually. We partition the physical address space following the internal structure of the DRAM device, i.e., its ranks and banks, and interleave ac- cesses to the blocks of this partition. This eliminates contention for shared resources within the device, making accesses temporally predictable and temporally isolated. This paper describes our DRAM controller design and its integration with a precision-timed (PRET) architecture called PTARM. We present analytical bounds on the latency and throughput of the proposed controller, and confirm these via simulation.

References

1. B. Akesson, K. Goossens, and M. Ringhofer, "Predator: a predictable SDRAM memory controller," in CODES+ISSS. ACM, 2007, pp. 251--256.
2. B. Akesson, "Predictable and composable system-on-chip memory controllers," Ph.D. dissertation, Eindhoven University of Technology, Feb. 2010.
3. M. Paolieri, E. Quiñones, F. Cazorla, and M. Valero, "An analyzable memory controller for hard real-time CMPs," IEEE Embedded Systems Letters, vol. 1, no. 4, pp. 86--90, 2010.
4. I. Liu, J. Reineke, and E. A. Lee, "A PRET architecture supporting concurrent programs with composable timing properties," in 44th Asilomar Conference on Signals, Systems, and Computers, November 2010.
5. S. A. Edwards and E. A. Lee, "The case for the precision timed (PRET) machine," in DAC. New York, NY, USA: ACM, 2007, pp. 264--265.
6. D. Bui, E. A. Lee, I. Liu, H. D. Patel, and J. Reineke, "Temporal isolation on multiprocessing architectures," in DAC. ACM, June 2011.
7. B. Jacob, S. W. Ng, and D. T. Wang, Memory Systems: Cache, DRAM, Disk. Morgan Kaufmann Publishers, September 2007.
8. JEDEC, DDR2 SDRAM SPECIFICATION JESD79-2E, 2008.
9. B. Akesson, L. Steffens, E. Strooisma, and K. Goossens, "Real-time scheduling using credit-controlled static-priority arbitration," in RTCSA, 2008, pp. 3--14.
10. B. Bhat and F. Mueller, "Making DRAM refresh predictable," in ECRTS, 2010, pp. 145--154.
11. P. Atanassov and P. Puschner, "Impact of DRAM refresh on the execution time of real-time tasks," in Proc. IEEE International Workshop on Application of Reliable Computing and Communication, Dec. 2001, pp. 29--34.
12. R. Wilhelm et al., "Memory hierarchies, pipelines, and buses for future architectures in time-critical embedded systems," IEEE TCAD, vol. 28, no. 7, pp. 966--978, 2009.
13. R. Bourgade, C. Ballabriga, H. Cassé, C. Rochange, and P. Sainrat, "Accurate analysis of memory latencies for WCET estimation," in RTNS, Oct. 2008.
14. T. Ungerer et al., "MERASA: Multi-core execution of hard real-time applications supporting analysability," IEEE Micro, vol. 99, 2010.
15. M. Schoeberl, "A java processor architecture for embedded real-time systems," Journal of Systems Architecture, vol. 54, no. 1-2, pp. 265--286, 2008.
16. A. Hansson, K. Goossens, M. Bekooij, and J. Huisken, "CoMPSoC: A template for composable and predictable multi-processor system on chips," ACM TODAES, vol. 14, no. 1, pp. 1--24, 2009.
17. P. Rosenfeld, E. Cooper-Balis, and B. Jacob, "DRAMSim2: A cycle accurate memory system simulator," Computer Architecture Letters, vol. 10, no. 1, pp. 16--19, Jan. 2011.

Index Terms

• Hardware

  • Integrated circuits

    • Semiconductor memory