skip to main content
research-article

RAID 6 Hardware Acceleration

Published:01 November 2011Publication History
Skip Abstract Section

Abstract

Inexpensive, reliable hard disk storage is increasingly required in both businesses and the home. As disk capacities increase and multiple drives are combined in one system the probability of multiple disk failures increases. Through the adoption of RAID 6 the capability to recover from up to two simultaneous disk failures becomes available. In this article, we present three different RAID 6 implementations each tailored to support different target applications and optimized to reduce overall hardware resource utilization. We present an optimal Reed-Solomon-based RAID 6 implementation for arrays of four disks. We also present the smallest in terms of hardware resource utilization as well having the highest throughput RAID 6 hardware solution for disk arrays of up to 15 drives. Finally, we present an implementation supporting up to 255 disks in a single array.

References

  1. Blaum, M., Brady, J., Bruck, J., and Menon, J. 1995. Evenodd: An efficient scheme for tolerating double disk failures in raid architectures. IEEE Trans. Comput. 44, 2, 192--202. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Bray, T. 2006. BONNIE++. http://code.google.com/p/bonnie-64/.Google ScholarGoogle Scholar
  3. Chen, P. M., Lee, E. K., Gibson, G. A., Katz, R. H., and Patterson, D. A. 1994. RAID: High-Performance, reliable secondary storage. ACM Comput. Surv. 26, 2, 145--185. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Hennessy, J. L. and Patterson, D. A. 2002. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, San Francisco, CA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. How. 2006. Fields and Galois Theory. Springer.Google ScholarGoogle Scholar
  6. Intel Corp. 2005. Intel 80331 I/O Processor Datasheet. Intel Corp.Google ScholarGoogle Scholar
  7. Karp, M. 2007. All about raid. Netw. World News.Google ScholarGoogle Scholar
  8. Maxtor Corporation. 2005a. Atlas 15K II SAS datasheet. Maxtor Corporation.Google ScholarGoogle Scholar
  9. Maxtor Corporation. 2005b. DiamondMax 10 datasheet. Maxtor Corporation.Google ScholarGoogle Scholar
  10. Nam, Y. J., Kim, D.-W., Choe, T.-Y., and Park, C. 2002. Enhancing write i/o performance of disk array rm2 tolerating double disk failures. In Proceedings of the International Conference on Parallel Processing (ICPP’02). IEEE Computer Society, Los Alamitos, CA, 211. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Park, C.-I. 1995. Efficient placement of parity and data to tolerate two disk failures in disk array systems. IEEE Trans. Paral. Distrib. Syst. 6, 11, 1177--1184. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Patterson, D. A., Gibson, G., and Katz, R. H. 1988. A case for redundant arrays of inexpensive disks (raid). In Proceedings of the ACM SIGMOD International Conference on Management of Data. ACM Press, New York, 109--116. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. PLDA. 2002. Advanced Altera Stratix PCI-X/PCI 32/64-bit Development Kit. PLD Applications.Google ScholarGoogle Scholar
  14. Reed, S. and Solomon, G. 1984. Polynomial codes over certain finite fields. SIAM J. Appl. Math. 8, 300--304.Google ScholarGoogle ScholarCross RefCross Ref
  15. Silicon Image. 2007. SiI3114 PCI to serial ATA controller datasheet. Silicon Image.Google ScholarGoogle Scholar
  16. Song, M.-A., Lan, I.-F., and Kuo, S.-Y. 2005. An area-efficient architecture of reed-solomon codec for advanced raid systems. In Proceedings of the 11th International Conference on Parallel and Distributed Systems (ICPADS’05). IEEE Computer Society, Los Alamitos, CA, 620--626. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Xilinx Inc. 2006. Hardware Accelerator for RAID6 Parity Generation/Data Recovery Controller. Xilinx Inc.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM Transactions on Embedded Computing Systems
    ACM Transactions on Embedded Computing Systems  Volume 10, Issue 4
    November 2011
    297 pages
    ISSN:1539-9087
    EISSN:1558-3465
    DOI:10.1145/2043662
    Issue’s Table of Contents

    Copyright © 2011 ACM

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 1 November 2011
    • Accepted: 1 January 2010
    • Revised: 1 November 2009
    • Received: 1 October 2008
    Published in tecs Volume 10, Issue 4

    Permissions

    Request permissions about this article.

    Request Permissions

    Check for updates

    Qualifiers

    • research-article
    • Research
    • Refereed

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!