skip to main content
research-article

The ReNoC Reconfigurable Network-on-Chip: Architecture, Configuration Algorithms, and Evaluation

Published:01 November 2011Publication History
Skip Abstract Section

Abstract

This article presents a reconfigurable network-on-chip architecture called ReNoC, which is intended for use in general-purpose multiprocessor system-on-chip platforms, and which enables application-specific logical NoC topologies to be configured, thus providing both efficiency and flexibility. The article presents three novel algorithms that synthesize an application-specific NoC topology, map it onto the physical ReNoC architecture, and create deadlock-free, application-specific routing algorithms. We apply our algorithms to a mixture of real and synthetic applications and target three different physical architectures. Compared to a conventional NoC, ReNoC reduces power consumption by up to 58% on average.

References

  1. Al Faruque, M. A., Ebi, T., and Henkel, J. 2007. Run-Time adaptive on-chip communication scheme. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’07). IEEE Press, 26--31. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Asanovic, K., Bodik, R., Catanzaro, B. C., Gebis, J. J., Husbands, P., Keutzer, K., Patterson, D. A., Plishker, W. L., Shalf, J., Williams, S. W., and Yelick, K. A. 2006. The landscape of parallel computing research: A view from Berkeley. Tech. rep. UCB/EECS-2006-183, EECS Department, University of California, Berkeley.Google ScholarGoogle Scholar
  3. Ascia, G., Catania, V., and Palesi, M. 2004. Multi-Objective mapping for mesh-based NoC architectures. In Proceedings of the 2nd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. 182--187. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Banerjee, A., Mullins, R., and Moore, S. 2007. A power and energy exploration of network-on-chip architectures. In Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS’07). IEEE Computer Society, Los Alamitos, CA, 163--172. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Benini, L. and De Micheli, G. 2002. Networks on chips: A new SoC paradigm. Comput. 35, 1, 70--78. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Bjerregaard, T. and Sparsø, J. 2005a. A router architecture for connection-oriented service guarantees in the mango clockless network-on-chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’05). IEEE Computer Society, 1226--1231. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Bjerregaard, T. and Sparsø, J. 2005b. A scheduling discipline for latency and bandwidth guarantees in asynchronous network-on-chip. In Proceedings of the International Symposium on Asynchronous Circuits and Systems. IEEE Computer Society, Los Alamitos, CA, 34--43. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Carloni, L. P. and Sangiovanni-Vincentelli, A. L. 2002. Coping with latency in soc design. IEEE Micro 22, 5, 24--35. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Carmona, J., Cortadella, J., Kishinevsky, M., and Taubin, A. 2009. Elastic circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 10, 1437--1455. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Chan, J. and Parameswaran, S. 2008. Nocout: Noc topology generation with mixed packet-switched and point-to-point networks. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’08). IEEE Computer Society Press, Los Alamitos, CA, 265--270. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Dall’Osso, M., Biccari, G., Giovannini, L., Bertozzi, D., and Benini, L. 2003. Xpipes: A latency insensitive parameterized network-on-chip architecture for multiprocessor socs. In Proceedings of the 21st International Conference on Computer Design. 536--539. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Dally, B. 2007. Enabling technology for on-chip interconnection networks. In Proceedings of the 1st International Symposium on Networks-on-Chip. 3--3. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Dally, W. J. and Towles, B. 2001. Route packets, not wires: On-Chip interconnection networks. In Proceedings of Design Automation Conference. IEEE Computer Society, Los Alamitos, CA, 684--689. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Dally, W. J. and Towles, B. 2003. Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco, CA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Duato, J. 1993. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Paral. Distrib. Syst. 4, 12, 1320--1331. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Duato, J. 2008. Managing heterogeneity in future NoCs. In Proceedings of the 1st International Workshop on Network on Chip Architectures. 2--4.Google ScholarGoogle Scholar
  17. Hammond, L., Nayfeh, B. A., and Olukotun, K. 1997. A single-chip multiprocessor. Comput. 30, 9, 79--85. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Hansson, A. and Goossens, K. 2007. Trade-Offs in the configuration of a network on chip for multiple use-cases. In Proceedings of the 1st International Symposium on Networks-on-Chip (NOCS’07). IEEE Computer Society, Los Alamitos, CA, 233--242. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Hansson, A., Goossens, K., and RѢdulescu, A. 2005. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’05). ACM, New York, 75--80. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Hansson, A., Coenen, M., and Goossens, K. 2007. Undisrupted quality-of-service during reconfiguration of multiple applications in networks on chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’07). 954--959. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Hu, J. and Marculescu, R. 2005. Energy- and performance-aware mapping for regular noc architectures. Comput.-Aid. Des. Integr. Circ. Syst. 24, 4, 551--562. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Lee, S.-J., Lee, K., and Yoo, H.-J. 2005. Analysis and implementation of practical, cost-effective networks on chips. IEEE Des. Test Comput. 22, 5, 422--433. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Magarshack, P. and Paulin, P. G. 2003. System-on-chip beyond the nanometer wall. In Proceedings of the 40th Annual Design Automation Conference (DAC’03). ACM, New York, 419--424. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Millberg, M., Nilsson, E., Thid, R., and Jantsch, A. 2004. Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’04). IEEE Computer Society, Los Alamitos, CA, 20890. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Modarressi, M., Sarbazi-Azad, H., and Tavakkol, A. 2009. Performance and power efficient on-chip communication using adaptive virtual point-to-point connections. In Proceedings of the International Symposium on Networks-on-Chip. 203--212. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Murali, S., Benini, L., and De Micheli, G. 2005. Mapping and physical planning of networks-on-chip architectures with quality-of-service guarantees. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC’05). ACM, New York, 27--32. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Murali, S., Meloni, P., Angiolini, F., Atienza, D., Carta, S., Benini, L., De Micheli, G., and Raffo, L. 2006. Designing application-specific networks on chips with floorplan information. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’06). ACM, New York, 355--362. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Ogras, U. and Marculescu, R. 2006. “It’s a small world after all”: Noc performance optimization via long-range link insertion. IEEE Trans. VLSI Syst. 14, 7, 693--706. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Olukotun, K., Nayfeh, B. A., Hammond, L., Wilson, K., and Chang, K. 1996. The case for a single-chip multiprocessor. SIGPLAN Not. 31, 9, 2--11. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Palesi, M., Holsmark, R., Kumar, S., and Catania, V. 2006. A methodology for design of application specific deadlock-free routing algorithms for noc systems. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’06). ACM, New York, 142--147. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Rijpkema, E., Goossens, K., and Wielage, P. 2001. A router architecture for networks on silicon. In Proceedings of the 2nd Workshop on Embedded Systems (Progress’01).Google ScholarGoogle Scholar
  32. Salminen, E., Grecu, C., Hämäläinen, T. D., and Ivanov, A. 2008. Network-on-Chip benchmark specification part 1: Application modelling and hardware description version 1.0. Tech. rep., OCP (http://www.ocpip.org).Google ScholarGoogle Scholar
  33. Sparsø, J. and Furber, S., Eds. 2001. Principles of Asynchronous Circuit Design -- A Systems Perspective. Kluwer Academic Publishers. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Starobinski, D., Karpovsky, M., and Zakrevski, L. 2003. Application of network calculus to general topologies using turn-prohibition. IEEE/ACM Trans. Netw. 11, 3, 411--421. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. Stensgaard, M. B. and Sparsø, J. 2008. Renoc: A network-on-chip architecture with reconfigurable topology. In Proceedings of the 2nd ACM/IEEE International Symposium on Networks-on-Chip (NOCS’08). IEEE Computer Society, Los Alamitos, CA, 55--64. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. Stuart, M. B. and Sparsø, J. 2007. Custom topology generation for network-on-chip. In Proceedings of the Norchip Conference. 1--4.Google ScholarGoogle Scholar
  37. Stuart, M. B., Stensgaard, M. B., and Sparsø, J. 2009. Synthesis of topology configurations and deadlock free routing algorithms for renoc-based systems-on-chip. In Proceedings of the 7th IEEE/ACM International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’09). ACM, New York, 481--490. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Wolkotte, P. T., Smit, G. J. M., Rauwerda, G. K., and Smit, L. T. 2005. An energy-efficient reconfigurable circuit switched network-on-chip. In Proceedings of the 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05) - 12th Reconfigurable Architecture Workshop (RAW’05). IEEE Computer Society, 155. Google ScholarGoogle ScholarDigital LibraryDigital Library

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!