Abstract
The VPR toolset has been widely used in FPGA architecture and CAD research, but has not evolved over the past decade. This article describes and illustrates the use of a new version of the toolset that includes four new features: first, it supports a broad range of single-driver routing architectures, which have superior architectural and electrical properties over the prior multidriver approach (and which is now employed in the majority of FPGAs sold). Second, it can now model, for placement and routing a heterogeneous selection of hard logic blocks. This is a key (but not final) step toward the incluion of blocks such as memory and multipliers. Third, we provide optimized electrical models for a wide range of architectures in different process technologies, including a range of area-delay trade-offs for each single architecture. Finally, to maintain robustness and support future development the release includes a set of regression tests for the software.
To illustrate the use of the new features, we explore several architectural issues: the FPGA area efficiency versus logic block granularity, the effect of single-driver routing, and a simple use of the heterogeneity to explore the impact of hard multipliers on wiring track count.
- Ahmed, E. and Rose, J. 2004. The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. VLSI Syst. 12, 3, 288--298. Google Scholar
Digital Library
- Altera. 1995. Datasheet: Flex 10k embedded programmable logic family. http://web.mit.edu/6.111/www/s2004/LABS/dsflok.pdf.Google Scholar
- Altera. 2007. Cyclone III device handbook. ver. CIII5V1-1.2 http://www.altera.com/literature/hb/cyc3/cyclone3_handbook.pdf.Google Scholar
- Altera. 2008. Stratix IV device handbook version SIV5V1-1.1. http://www.altera.com/literature/hb/stratix-iv/stratix4_handbook.pdf.Google Scholar
- Beauchamp, M. J., Hauck, S., Underwood, K. D., and Hammert, K. S. 2006. Embedded floating-point units in FPGAs. In Proceedings of the 14th International ACM/SIGDA Symposium on Field Programmable Gate Arrays. ACM, New York, 12--20. Google Scholar
Digital Library
- Betz, V. and Rose, J. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. Google Scholar
Digital Library
- Betz, V. and Rose, J. 1998. How much logic should go in an FPGA logic block? IEEE Des. Test Mag. 15, 1, 10--15. Google Scholar
Digital Library
- Betz, V., Rose, J., and Marquardt, A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers. Google Scholar
Digital Library
- Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 13, 1, 1--12.Google Scholar
Digital Library
- Cong, J. and Xu, S. 1998. Delay-Optimal technology mapping for FPGAs with heterogeneous LUTs. In Proceedings of the Design Automation Conference. 704--707. Google Scholar
Digital Library
- He, J. and Rose, J. 1993. Advantages of heterogeneous logic block architectures for FPGAs. In Proceedings of the IEEE Custom Integrated Circuits Conference. 7.4.1--7.4.5.Google Scholar
- Ho, R., Mai, K., and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4, 490--504.Google Scholar
Cross Ref
- ITRS. 2007. International Technology Roadmap for Semiconductors 2007 Ed. http://www.itrs. net/reports.html.Google Scholar
- Jamieson, P. and Rose, J. 2005. A verilog RTL synthesis tool for heterogeneous FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 305--310.Google Scholar
- Jamieson, P. and Rose, J. 2007. Architecting hard crossbars on FPGAs and increasing their area efficiency with shadow clusters. In Proceedings of the International Conference on Field-Programmable Technology. 57--64.Google Scholar
- Jang, S., Wu, D., Jarvin, M., Chan, B., Chung, K., Mishchenko, A., and Brayton, R. 2009. Smartopt: An industrial strength framework for logic synthesis. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'09). ACM, New York, 237--240. Google Scholar
Digital Library
- Kuon, I. and Rose, J. 2008a. Area and delay trade-offs in the circuit and architecture design of FPGAs. In Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays (FPGA'08). ACM, New York, 149--158. Google Scholar
Digital Library
- Kuon, I. and Rose, J. 2008b. Automated transistor sizing for FPGA architecture exploration. In Proceedings of the 45th Annual Conference on Design Automation (DAC'08). ACM, New York, 792--795. Google Scholar
Digital Library
- Lemieux, G., Lee, E., Tom, M., and Yu, A. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 41--48.Google Scholar
- Lemieux, G. and Lewis, D. 2001. Using sparse crossbars within LUT clusters. In Proceedings of the ACM/SIGDA 9th International Symposium on Field Programmable Gate Arrays (FPGA'01). ACM, New York, 59--68. Google Scholar
Digital Library
- Lewis, D. et al. 2003. The Stratix#8482; routing and logic architecture. In Proceedings of the ACM/SIGDA 11th International Symposium on Field Programmable Gate Arrays (FPGA'03). ACM Press, 12--20. Google Scholar
Digital Library
- Luu, J., Kuon, I., Jamieson, P., Campbell, T., Ye, A., Fang, W. M., and Rose, J. 2009. Vpr 5.0: Fpga cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'09). ACM, New York, 133--142. Google Scholar
Digital Library
- Marquardt, A. R. 1999. Cluster-Based architecture, timing-driven packing and timing-driven placement for FPGAs. M.S. thesis, University of Toronto.Google Scholar
- McMurchie, L. and Ebeling, C. 1995. Pathfinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the ACM SIGDA International Symposium on Field Program Mable Gate Arrays (FPGA). 111--117. Google Scholar
Digital Library
- Mishchenko, A., Chatterjee, S., and Brayton, R. K. 2007. Improvements to technology mapping for LUT-based FPGAs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 26, 2, 240--253. Google Scholar
Digital Library
- Paladino, D. 2008. Academic clustering and placement tools for modern field-programmable gate array architectures. M.S. thesis, University of Toronto. https://tspace.library.utoronto.ca/handle/1807/11159.Google Scholar
- Poon, K. K. W., Wilton, S. J. E., and Yan, A. 2005. A detailed power model for field-programmable gate arrays. ACM Trans. Des. Autom. Electron. Syst. 10, 2, 279--302. Google Scholar
Digital Library
- Sentovich, E. M. et al. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41, Electronics Research Lab, University of California, Berkeley, CA.Google Scholar
- Smith, A. M., Wilton, S. J., and Das, J. 2009. Wirelength modeling for homogeneous and heterogeneous fpga architectural development. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'09). ACM, New York, 181--190. Google Scholar
Digital Library
- Wang, G., Sivaswamy, S., Ababei, C., Bazargan, K., Kastner, R., and Bozorgzadeh, E. 2006. Statistical analysis and design of HARP routing pattern FPGAs. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 25, 10, 2088--2102. Google Scholar
Digital Library
- Wilton, S. J. E. 1997. Architectures and algorithms for field-programmable gate arrays with embedded memories. Ph.D. thesis, University of Toronto. Google Scholar
Digital Library
- World Wide Web Consortium. 2008. Extensible markup language (xml). http://www.w3.org/XML/.Google Scholar
- Xilinx. 2001. Datasheet: Virtex 2.5 v field programmable gate arrays. http://www.gb.nrao.edu/gbt/MC/GBTprojects/pulsarSupport/PulsarSplgotCard/FPGA.pdf.Google Scholar
- Xilinx. 2008a. Spartan-3A FPGA family: Data sheet. Ver. 1.0 http://www.xilinx.com/support/documentation/data_sheets/ds529.pdf.Google Scholar
- Xilinx. 2008b. Virtex-5 user guide. UG190 (v4.0) http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.Google Scholar
- Young, S. P., Bauer, T. J., Chaudhary, K., and Krishnamurthy, S. 1999. FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines. US Patent 5,942,913.Google Scholar
- Zhao, W. and Cao, Y. 2006. New generation of predictive technology model for sub-45 nm early design exploration. IEEE Trans. Electron. Dev. 53, 11, 2816--2823. (Transistor models downloaded from http://www.eas.asu.edu/~ptm/.)Google Scholar
Cross Ref
Index Terms
VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling
Recommendations
GPlace3.0: Routability-Driven Analytic Placer for UltraScale FPGA Architectures
Optimizing for routability during FPGA placement is becoming increasingly important, as failure to spread and resolve congestion hotspots throughout the chip, especially in the case of large designs, may result in placements that either cannot be routed ...
VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysThe VPR toolset [6, 7] has been widely used to perform FPGA architecture and CAD research, but has not evolved over the past decade to include many architectural features now present in modern FPGAs. This paper describes a new version of the toolset ...
Packing Techniques for Virtex-5 FPGAs
Packing is a key step in the FPGA tool flow that straddles the boundaries between synthesis, technology mapping and placement. Packing strongly influences circuit speed, density, and power, and in this article, we consider packing in the commercial FPGA ...






Comments