Abstract
Aggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the intended operational characteristics. Without careful mitigation, component yield rates will fall, potentially negating the economic benefits of scaling. The fine-grained reconfigurability inherent in FPGAs is a powerful tool that can allow us to drop the stringent requirement that every device be fabricated perfectly in order for a component to be useful. To exploit inherent FPGA reconfigurability while avoiding full CAD mapping, we propose lightweight techniques compatible with the current single bitstream model that can avoid defective devices, reducing yield loss at high defect rates. In particular, by embedding testing operations and alternative path configurations into the bitstream, each FPGA can avoid defects by making only simple, greedy decisions at bitstream load time. With 20% additional tracks above the minimum routable channel width, routes can tolerate 0.01% switch and wire defect rates, raising yield from essentially 0% to near 100%.
- 2005. International technology roadmap for semiconductors. <http://www.itrs.net/Links/2005ITRS/Home2005.htm>.Google Scholar
- Amerson, R., Carter, R., Culbertson, W. B., Kuekes, P., and Snider, G. 1996. Plasma: An FPGA for million gate systems. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 10--16. Google Scholar
Digital Library
- Bernstein, K., Frank, D. J., Gattiker, A. E., Haensch, W., Ji, B. L., Nassif, S. R., Nowak, E. J., Pearson, D. J., and Rohrer, N. J. 2006. High-Performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Devel. 50, 4/5, 433--449. Google Scholar
Digital Library
- Betz, V. 1999. VPR and T-VPack: Versatile packing, placement and routing for FPGAs. <http://www.eecg.toronto.edu/~vaughn/vpr/vpr.html>. Version 4.30.Google Scholar
- Betz, V. and Rose, J. 1999. FPGA place-and-route challenge. <http://www.eecg.toronto.edu/~vaughn/challenge/challenge.html>.Google Scholar
- Betz, V., Rose, J., and Marquardt, A. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell, MA. Google Scholar
Digital Library
- Borkar, S. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6, 10--16. Google Scholar
Digital Library
- Campregher, N., Cheung, P. Y. K., Constantinides, G. A., and Vasilko, M. 2005. Yield modelling and yield enhancement for FPGAs using fault tolerance schemes. In Proceedings of the International Conference on Field-Programmable Logic and Applications.Google Scholar
- Campregher, N., Cheung, P. Y. K., Constantinides, G. A., and Vasilko, M. 2006. Reconfiguration and fine-grained redundancy for fault tolerance in FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications.Google Scholar
- Cliff, R. G., Raman, R., and Reddy, S. T. 1996. Implementation of redundancy for a programmable logic device. United States Patent Number 5,498,975.Google Scholar
- Culbertson, W. B., Amerson, R., Carter, R., Kuekes, P., and Snider, G. 1997. Defect tolerance on the TERAMAC custom computer. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines. 116--123. Google Scholar
Digital Library
- Emmert, J. M. and Cheatham, J. A. 2001. On-Line incremental routing for interconnect fault tolerance in FPGAs minus the router. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE Computer Society, Los Alamitos, CA, 149--157. Google Scholar
Digital Library
- Guccione, S., Levi, D., and Sundararajan, P. 1999. JBits: Java based interface for reconfigurable computing. In Proceedings of the International Conference on Military and Aerospace Programmable Logic Devices.Google Scholar
- Katsuki, K., Kotani, M., Kobayashi, K., and Onodera, H. 2005. A yield and speed enhancement scheme under within-die variations on 90nm LUT array. In Proceedings of the IEEE Custom Integrated Circuits Conference. 601--604.Google Scholar
- Lach, J., Mangione-Smith, W. H., and Potkonjak, M. 1998. Efficiently supporting fault-tolerance in FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 105--115. Google Scholar
Digital Library
- Lakamraju, V. and Tessier, R. 2000. Tolerating operational faults in cluster-based FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 187--194. Google Scholar
Digital Library
- Lane, C., Zaveri, K., Yi, H., Powell, G., Leventis, P., Jefferson, D., Lewis, D., Nyguen, T., Santurkar, V., Chan, M., Lee, A., Johnson, B., and Cashman, D. 2005. Programmable logic device with redundant circuitry. United States Patent Number 6,965,249.Google Scholar
- Marquardt, A., Betz, V., and Rose, J. 2000. Timing-Driven placement for FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 203--213. Google Scholar
Digital Library
- Matsumoto, Y., Hioki, M., Koike, T. K. H., Tsutsumi, T., Nakagawa, T., and Sekigawa, T. 2008. Suppression of intrinsic delay variation in FPGAs using multiple configurations. Trans. Reconfig. Technol. Syst. 1, 1. Google Scholar
Digital Library
- McClintock, C., Lee, A. L., and Cliff, R. G. 2000. Redundancy circuitry for logic circuits. United States Patent Number 6,034,536.Google Scholar
- McMurchie, L. and Ebeling, C. 1995. PathFinder: A negotiation-based performance-driven router for FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 111--117. Google Scholar
Digital Library
- Packard, E. 1979. The Cave of Time. Bantam Books.Google Scholar
- Rubin, R. and DeHon, A. 2009. Choose-Your-Own-Adventure routing: Lightweight load-time defect avoidance. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 23--32. Google Scholar
Digital Library
- Saxena, J., Butler, K. M., Gatt, J., Raghuraman, R., Kumar, S. P., Basu, S., Campbell, D. J., and Berech, J. 2002. Scan-Based transition fault testing - Implementation and low cost test challenges. Proc. Int. Test Conf. 1120--1129. Google Scholar
Digital Library
- Sedcole, P. and Cheung, P. Y. K. 2008. Parametric yield modeling and simulations of FPGA circuits considering within-die delay variations. Trans. Reconfig. Technol. Syst. 1, 2. Google Scholar
Digital Library
- So, K. 2008. Enforcing long-path timing closure for FPGA routing with path searches on clamped lexicographic spirals. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. 24--33. Google Scholar
Digital Library
- Srinivasan, S., Krishnan, R., Mangalagiri, P., Xie, Y., Narayanan, V., Irwin, M. J., and Sarpatwari, K. 2008. Toward increasing FPGA lifetime. IEEE Trans. Depend. Secure Comput. 5, 2, 115--127. Google Scholar
Digital Library
- Swarz, J. S., Betz, V., and Rose, J. 1998. A fast routability-driven router for FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays. ACM/SIGDA, 140--149. Google Scholar
Digital Library
- Tessier, R. 1998. Negotiated A* routing for FPGAs. In Proceedings of the 5th Canadian Workshop on Field Programmable Devices.Google Scholar
- Trimberger, S. M. 2007. Structures and methods of overcoming localized defects in programmable integrated circuits by routing during the programming thereof. United States Patent Number 7,251,804.Google Scholar
- Trimberger, S. M. 2008. Utilizing multiple test bitstreams to avoid localized defects in partially defective programmable integrated circuits. United States Patent Number 7,424,655.Google Scholar
- Wells, R. W., Ling, Z.-M., Patrie, R. D., Tong, V. L., Cho, J., and Toutounchi, S. 2004. Application-Specific testing methods for programmable logic devices. United States Patent Number 6,817,006.Google Scholar
- Wong, J. S. J., Sedcole, P., and Cheung, P. Y. K. 2007. Self-Characterization of combinatorial circuit delays in FPGAs. In Proceedings of the International Conference on Field-Programmable Technology. 17--23.Google Scholar
- Wu, Y.-L., Tsukiyama, S., and Marek-Sadowska, M. 1996. Graph based analysis of 2-D FPGA routing. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 15, 1, 33--44. Google Scholar
Digital Library
- Xilinx, Inc. 1996. XC6200 FPGA advanced product specification Version 1.0 Ed. Xilinx, Inc., 2100 Logic Drive, San Jose, CA.Google Scholar
- Xilinx, Inc. 2005a. Xilinx Virtex-4 family overview. Xilinx, Inc., 2100 Logic Drive, San Jose, CA. <http://direct.xilinx.com/bvdocs/publications/ds112.pdf>.Google Scholar
- Xilinx, Inc. 2005b. Virtex FPGA series configuration and readback. Xilinx, Inc., 2100 Logic Drive, San Jose, CA. <http://www.xilinx.com/bvdocs/appnotes/xapp138.pdf>.Google Scholar
- Xilinx, Inc. 2008. Virtex-5 FPGA Configuration User Guide. Xilinx, Inc., 2100 Logic Drive, San Jose, CA. <http://www.xilinx.com/bvdocs/userguides/ug191.pdf>.Google Scholar
- Yu, A. J. and Lemieux, G. G. 2005. FPGA defect tolerance: Impact of granularity. In Proceedings of the International Conference on Field-Programmable Technology. 189--196.Google Scholar
Index Terms
Choose-your-own-adventure routing: Lightweight load-time defect avoidance
Recommendations
Choose-your-own-adventure routing: lightweight load-time defect avoidance
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysAggressive scaling increases the number of devices we can integrate per square millimeter but makes it increasingly difficult to guarantee that each device fabricated has the intended operational characteristics. Without careful mitigation, component ...
Nanowire-based programmable architectures
Chemists can now construct wires which are just a few atoms in diameter; these wires can be selectively field-effect gated, and wire crossings can act as diodes with programmable resistance. These new capabilities present both opportunities and ...
Detecting, diagnosing, and tolerating faults in SRAM-based field programmable gate arrays: a survey
Special section on the 2001 international conference on computer design (ICCD)Topics related to the faults in SRAM-based field programmable gate arrays (FPGAs) have been intensively studied in recent research studies. These topics include FPGA fault detection, FPGA fault diagnosis, FPGA defect tolerance, and FPGA fault tolerance. ...






Comments