Abstract
Technology mapping is an important step in the FPGA CAD flow in which a network of simple gates is converted into a network of logic blocks. This article considers enhancements to a traditional LUT-based mapping algorithm for an FPGA comprised of logic blocks which implement only a subset of functions of up to k variables; specifically, the logic block is a partial LUT, but it possesses more inputs than a typical LUT. An analysis of the logic block is presented, and techniques for postmapping area recovery and timing-driven buffer insertion are also described. Numerical results are put forth which substantiate the efficacy of the proposed methods using real circuits mapped to a commercial FPGA architecture.
- Abdollanhi, A. and Pedram, M. 2005. A new canonical form for fast Boolean matching in logic synthesis and verification. In Proceedings of the Design Automation Conference (DAC). 379--384. Google Scholar
Digital Library
- Actel Corporation. 2005. Axcelerator family FPGAs datasheet v2.6. Actel.Google Scholar
- Altera Corporation. 2007. Stratix II Device Handbook, Vol. 1. Altera.Google Scholar
- Chai, D. and Kuelmann, A. 2006. Building a better Boolean matcher and symmetry detector. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). 1079--1084. Google Scholar
Digital Library
- Chatterjee, S., Mishchenko, A., and Brayton, R. 2006. Factor cuts. In Proceedings of the International Conference on Computer Aided Design (ICCAD). 143--150. Google Scholar
Digital Library
- Chen, D. and Cong, J. 2004. DAOmap: A depth-optimal area optimization mapping algorithm for FPGA designs. In Proceedings of the International Conference on Computer Aided Design (ICCAD). 752--759. Google Scholar
Digital Library
- Cho, S., Chatterjee, S., Mishchenko, A., and Brayton, R. 2007. Efficient FPGA mapping using priority cuts. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA).Google Scholar
- Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based fpga designs. Trans. Comput.-Aided Des. 13, 1, 1--12.Google Scholar
Digital Library
- Cong, J. and Ding, Y. 1996. Combinational logic synthesis for LUT based field programmable gate arrays. ACM Trans. Des. Autom. Electron. Syst. 1, 2, 145--204. Google Scholar
Digital Library
- Cong, J. and Minkovich, K. 2007. Improved SAT-based Boolean matching using implicants for LUT-based FPGAs. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA). 139--147. Google Scholar
Digital Library
- Cong, J., Wu, C., and Ding, Y. 1999. Cut ranking and pruning: Enabling a general and efficient FPGA mapping solution. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA). 29--35. Google Scholar
Digital Library
- Gunther, W. and Drechsler, R. 2000. ACTion: Combining logic synthesis and technology mapping for mux based FPGAs. In Proceedings of the EUROMICRO Conference. 130--137.Google Scholar
- Hu, Y., Das, S., Trimberger, S., and He, L. 2007a. Design, synthesis and evaluation of heterogeneous FPGA with mixed LUTs and macro-gates. In Proceedings of the International Conference on Computer Aided Design (ICCAD). 188--193. Google Scholar
Digital Library
- Hu, Y., Shih, V., Majumdar, R., and He, L. 2007b. Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping. In Proceedings of the International Conference on Computer Aided Design (ICCAD). 350--353. Google Scholar
Digital Library
- Hu, Y., Shih, V., Majumdar, R., and He, L. 2007c. Exploiting symmetry in SAT-based Boolean matching for heterogeneous FPGA technology mapping. In Proceedings of the International Workshop on Logic and Synthesis (IWLS). Google Scholar
Digital Library
- Hutton, M., Schleicher, J., Lewis, D., Pedersen, B., Yuan, R., et al. 2004. Improving FPGA performance and area using an adaptive logic module. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL). 135--144.Google Scholar
Cross Ref
- Jang, S., Chan, K., Mishchenko, A., and Brayton, R. K. 2008. WireMap: FPGA technology mapping for improved routability. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA). 47--55. Google Scholar
Digital Library
- Kennings, A., Vorwerk, K., Kundu, A., Pevzner, V., and Fox, A. 2009. FPGA technology mapping with encoded libraries and staged priority cuts. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA). 143--150. Google Scholar
Digital Library
- Lehman, E., Watanabe, Y., Grodstein, J., and Harkness, H. 1997. Logic decomposition during technology mapping. Trans. Comput.-Aided Des. 16, 8, 2331--2340.Google Scholar
- Lewis, D., Ahmed, E., Baeckler, G., Betz, V., Bourgeault, M., et al. 2005. The Stratix II logic and routing architecture. In Proceedings of the International Symposium on Field Programmable Gate Arrays (FPGA). 14--20. Google Scholar
Digital Library
- Ling, A., Singh, D., and Brown, S. 2005. FPGA technology mapping: A study in optimality. In Proceedings of the Design Automation Conference (DAC). 427--432. Google Scholar
Digital Library
- Manohararajah, V., Brown, S. D., and Vranesic, Z. G. 2006. Heuristics for area minimization in LUT-based FPGA technology mapping. Trans. Comput.-Aided Des. 25, 11, 2331--2340. Google Scholar
Digital Library
- Marik, M. and Pal, A. 2004. Logic synthesis and technology mapping of mux-based FPGAs for high performance and low power. In Proceedings of the TENCON Conference. 419--422. Google Scholar
Digital Library
- Mishchenko, A., Chatterjee, S., and Brayton, R. 2007a. Improvements to technology mapping for LUT-based FPGAs. Trans. Comput.-Aided Des. 26, 2, 250--253. Google Scholar
Digital Library
- Mishchenko, A., Chatterjee, S., Jiang, R., and Brayton, R. K. 2005. FRAIGs: A unifying representation for logic synthesis and verification. Tech. rep., ERL, University of California, Berkeley.Google Scholar
- Mishchenko, A., Cho, S., Chatterjee, S., and Brayton, R. 2007b. Combinational and sequential mapping with priority cuts. In Proceedings of the International Conference on Computer Aided Design (ICCAD). 354--361. Google Scholar
Digital Library
- Safarpour, S., Veneris, A., Baecklet, G., and Yuan, R. 2006. Efficient SAT-based Boolean matching for FPGA technology mapping. In Proceedings of the Design Automation Conference (DAC). 466--471. Google Scholar
Digital Library
- Stankovi C, R. S., Astola, J., and Steinbach, B. 2008. Former and recent work in classification of switching functions. In Proceedings of the Conference on Boolean Problems. 115--126.Google Scholar
- Yi, K. and Ohm, S. Y. 1999. A fast and exact cell matching method for mux-based FPGA technology mapping. In Proceedings of the International Conference on Computer Design (ICCD). 319--320. Google Scholar
Digital Library
Index Terms
FPGA technology mapping with encoded libraries and staged priority cuts
Recommendations
FPGA technology mapping with encoded libraries andstaged priority cuts
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysTechnology mapping is an important step in the FPGA CAD flow in which a network of simple gates is converted into a network of logic blocks. We consider enhancements to a traditional LUT-based mapping algorithm for an FPGA comprised of logic blocks ...
General technology mapping for field-programmable gate arrays based on lookup tables
We present a general technology-mapping methodology (TULIP) for field-programmable gate arrays (FPGAs) that can yield optimal results, and is applicable to any FPGA with a logic block composed of lookup tables (LUTs). We introduce the concept of a ...
FPGA Technology Snapshot: Current Devices and Design Tools
RSP '00: Proceedings of the 11th IEEE International Workshop on Rapid System Prototyping (RSP 2000)The given paper presents the FPGA technology snapshot. It shows the status of the latest reprogrammable FPGA families and discusses the capabilities of the FPGA design tools. The accent is made on the comparisons of the FPGA capacities, advanced ...








Comments