Abstract
Fine-grain reconfigurable devices suffer from the time needed to load the configuration bitstream. Even for small bitstreams in partially reconfigurable FPGAs this time cannot be neglected. In this article we survey the performance of the factors that contribute to the reconfiguration speed. Then, we study an FPGA-based system architecture and with real experiments we produce a cost model of Partial Reconfiguration (PR). This model is introduced to calculate the expected reconfiguration time and throughput. In order to develop a realistic model we take into account all the physical components that participate in the reconfiguration process. We analyze the parameters that affect the generality of the model and the adjustments needed per system for error-free evaluation. We verify it with real measurements, and then we employ it to evaluate existing systems presented in previous publications. The percentage error of the cost model when comparing its results with the actual values of those publications varies from 36% to 63%, whereas existing works report differences up to two orders of magnitude. Present work enables a user to evaluate PR and decide whether it is suitable for a certain application prior entering the complex PR design flow.
- Claus, C., Muller, F. H., Zeppenfeld, J., and Stechele, W. 2007. A new framework to accelerate virtex-II pro dynamic partial self-reconfiguration. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS). 1--7.Google Scholar
- Claus, C., Zhang, B., Stechele, W., Braun, L., Hübner, M., and Becker, J. 2008. A multi-platform controller allowing for maximum dynamic partial reconfiguration throughput. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL). 535--538.Google Scholar
- Delahaye, J.-P., Palicot, J., Moy, C., and Leray, P. 2007. Partial reconfiguration of FPGAs for dynamical reconfiguration of a software radio platform. In Proceedings of the 16th IST Mobile and Wireless Communications Summit. 1--5.Google Scholar
- Fong, R. J., Harper, S. J., and Athanas, P. M. 2003. A versatile framework for FPGA field updates: An application of partial self-reconfiguation. In Proceedings of the IEEE International Workshop on Rapid System Prototyping (RSP). 117--123. Google Scholar
Digital Library
- French, M., Anderson, E., and Kang, D.-I. 2008. Autonomous system on a chip adaptation through partial runtime reconfiguration. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 77--86. Google Scholar
Digital Library
- Galindo, J., Peskin, E., Larson, B., and Roylance, G. 2008. Leveraging firmware in multichip systems to maximize FPGA resources: An application of self-partial reconfiguration. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (ReConFig). 139--144. Google Scholar
Digital Library
- Gelado, I., Morancho, E., and Navarro, N. 2006. Experimental support for reconfigurable application-specific accelerators. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA), in conjuction with the International Symposium on Computer Architecture (ISCA). 50--57.Google Scholar
- Gholamipour, A. H., Eslami, H., Eltawil, A., and Kurdahi, F. 2009. Size-Reconfiguration delay tradeoffs for a class of DSP block in multi-mode communication systems. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 71--78. Google Scholar
Digital Library
- Griese, B., Vonnahme, E., Porrmann, M., and Ruckert, U. 2004. Hardware support for dynamic reconfiguration in reconfigurable SoC architectures. In Proceedings of the International Workshop on Field Programmable Logic and Applications (FPL). 842--846.Google Scholar
- Hauck, S. 1998. Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of the IEEE International Symposium on Field Programmable Gate Arrays (FPGA). 65--74. Google Scholar
Digital Library
- Hsiung, P.-A., Lin, C.-S., and Liao, C.-F. 2008. Perfecto: A systemc-based design-space exploration framework for dynamically reconfigurable architectures. ACM Trans. Reconfig. Technol. Syst. 1, 3, 1--30. Google Scholar
Digital Library
- IBM Inc. 2000. 128-bit processor local bus. Architecture specifications version 4.6.Google Scholar
- IBM Inc. 2001. On-Chip peripheral bus. Architecture specifications version 2.1.Google Scholar
- IBM Inc. 2006. Device control register bus 3.5. Architecture specifications.Google Scholar
- Kachris, C. and Vassiliadis, S. 2006. Performance evaluation of an adaptive FPGA for network applications. In Proceedings of the IEEE International Workshop on Rapid System Prototyping (RSP). 54--62. Google Scholar
Digital Library
- Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-Time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the IEEE International Workshop on Field Programmable Logic and Applications (FPL). 498--502.Google Scholar
- Lund, K. 2004. PLB vs. OCM comparison using the packet processor software. Application Note: Virtex-II Pro Family XAPP644 (v1.1), Xilinx.Google Scholar
- Lysaght, P., Blodget, B., Mason, J., Young, J., and Bridgeford, B. 2006. Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration on xilinx FPGAs. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL). 1--6.Google Scholar
- Manet, P., Maufroid, D., Tosi, L., Gailliard, G., Mulertt, O., Ciano, M. D., Legat, J.-D., Aulagnier, D., Gamrat, C., Liberati, R., Barba, V. L., Cuvelier, P., Rousseau, B., and Gelineau, P. 2008. An evaluation of dynamic partial reconfiguration for signal and image processing in professional electronics applications. EURASIP J. Embed. Syst. Google Scholar
Digital Library
- McKay, N., Melham, T., and Susanto, K. 1998. Dynamic specialisation of XC6200 FPGAs by partial evaluation. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 308--309. Google Scholar
Digital Library
- Möller, L., Soares, R., Carvalho, E., Grehs, I., Calazans, N., and Moraes, F. 2006. Infrastructure for dynamic reconfigurable systems: Choices and trade-offs. In Proceedings of the International Symposium on Integrated Circuits and Systems Design (SBCCI). 44--49. Google Scholar
Digital Library
- Noguera, J. and Kennedy, I. O. 2007. Power reduction in network equipment through adaptive partial reconfiguration. In Proceedings of the IEEE International Workshop on Field Programmable Logic and Applications (FPL). 240--245.Google Scholar
- Papadimitriou, K., Anyfantis, A., and Dollas, A. 2007. Methodology and experimental setup for the determination of system-level dynamic reconfiguration overhead. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM). 335--336. Google Scholar
Digital Library
- Papadimitriou, K., Anyfantis, A., and Dollas, A. 2010. An effective framework to evaluate dynamic partial reconfiguration in FPGA systems. IEEE Trans. Instrument. Measur. 59, 6, 1642--1651.Google Scholar
Cross Ref
- Papadimitriou, K. and Dollas, A. 2006. Performance evaluation of a preloading model in dynamically reconfigurable processors. In Proceedings of the IEEE International Conference on Field Programmable Logic and Applications (FPL). 901--904.Google Scholar
- Paulsson, K., Hubner, M., and Becker, J. 2008. Cost-and power optimized FPGA based system integration: Methodologies and integration of a low-power capacity-based measurement application on xilinx FPGAs. In Proceedings of the Design, Automation and Test in Europe (DATE). 50--55. Google Scholar
Digital Library
- PRCC. 2010. Partial reconfiguration cost calculator. http://users.isc.tuc.gr/~kpapadimitriou/prcc.html.Google Scholar
- Santambrogio, M. D., Rana, V., and Sciuto, D. 2008. Operating system support for online partial dynamic reconfiguration management. In Proceedings of the IEEE International Workshop on Field Programmable Logic and Applications (FPL). 455--458.Google Scholar
- Xilinx Inc. 2006. OPB HWICAP (v1.00.b) product specification DS280. http://www.xilinx.com/support/documentation/ip-documentation/opb_hwicap.pdfGoogle Scholar
- Xilinx Inc. 2007a. Virtex-II Pro and Virtex-II Pro X FPGA User Guide. Datasheet. UG012 (v4.2) November 5.Google Scholar
- Xilinx Inc. 2007b. XPS HWICAP (v1.00.a) product specification DS586.Google Scholar
Index Terms
Performance of partial reconfiguration in FPGA systems: A survey and a cost model
Recommendations
FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications
Dynamic and partial reconfiguration are key differentiating capabilities of field programmable gate arrays (FPGAs). While they have been studied extensively in academic literature, they find limited use in deployed systems. We review FPGA ...
High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing
DSD '12: Proceedings of the 2012 15th Euromicro Conference on Digital System DesignThe use of Field Programmable Gate Array (FPGA) based System on Chip (SoC) is a promising approach in Multimedia applications. In SoC, computationally intensive tasks are off-loaded to the hardware logic. A feature introduced with new FPGA devices, ...
SeReCon: a secure reconfiguration controller for self-reconfigurable systems
A risk of covert insertion of circuitry into reconfigurable computing (RC) systems exists. This paper reviews risks of hardware attack on field programmable gate array (FPGA)-based RC systems and proposes a method for secure system credentials ...






Comments