skip to main content
research-article

Reconfigurable architecture for VBSME with variable pixel precision

Published:23 March 2012Publication History
Skip Abstract Section

Abstract

Current video coding standards, e.g. MPEG-4 H.264/AVC, include Variable Block Size Motion Estimation, in this paper, this process is implemented by a reconfigurable architecture based on Signed Digit arithmetic. Bit serial computation is applied to reconfigure pixel precision. The reconfigurable architectural model is extremely simple to reconfigure. Pixel truncation is used to speed up computation saving up 23.5% of clock cycles for 4-bit precision. This design allows to process all motion vectors of a block in just one iteration. This system has been implemented in FPGA, and HDTVp results are presented. Main characteristics, of this architecture are: very reduced cost, high performance, and reconfigurable pixel precision, these features could be useful in mobile devices.

References

  1. Agha, S., Dwyer, V., and Chouliaras, V. 2005. Motion estimation with low resolution distortion metric. Electron. Lett. 41, 12.Google ScholarGoogle ScholarCross RefCross Ref
  2. Avizienis, A. 1961. Signed digit number representation for fast parallel arithmetic. IRE Tran. Electron. Comput. 10, 389--400.Google ScholarGoogle ScholarCross RefCross Ref
  3. Bahari, A., Arslan, T., and Erdogan, A. T. 2009. Low-power h.264 video compression architectures for mobile communication. IEEE Trans. Circ. Systems Video Technol. 19, 1251--1261. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Chen, C.-Y., Chien, S.-Y., Huang, Y.-W., Chen, T.-C., Wang, T.-C., and Chen, L.-G. 2006. Analysis and architecture design of variable block-size motion estimation for h.264/avc. IEEE Trans. Circ. Syst. 53, 2, 578--593.Google ScholarGoogle ScholarCross RefCross Ref
  5. Dwyer, V., Agha, S., and Chouliaras, V. 2005. Reduced-bit, full search block-matching algorithms and their hardware realizations. In Advanced Concepts for Intelligent Vision Systems. J. Blanc-Talon, W. Philips, D. Popescu, and P. Scheunders, Eds., Lecture Notes in Computer Science, vol. 3708, Springer, 372--380. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Ercegovac, M. and Lang, T. 2004. Digital Arithmetic. Morgan Kaufmann.Google ScholarGoogle Scholar
  7. He, Z.-L., Tsui, C.-Y., Chan, K.-K., and Liou, M. 2000. Low-power vlsi design for motion estimation using adaptive pixel truncation. IEEE Trans. Cir. Syst. Video Technol. 10, 5, 669--678. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. ISO/IEC. 1993. Coded representation of picture and audio information. test model 4, draft revision 2. ISO/IEC JTC1 SC29 WG11 MPEG93/225b.Google ScholarGoogle Scholar
  9. Kuhn, P. 1999. Fast mpeg-4 motion estimation: Processor based and flexible vlsi implementations. J. VLSI Sign. Process., 67--92. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Lee, S., Kim, J.-M., and Chae, S.-I. 1998. New motion estimation algorithm using adaptively quantized low bit-resolution image and its vlsi architecture for mpeg2 video encoding. IEEE Trans. Circ. Syst. Video Technol. 8, 734--744. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Li, B. M. and Leong, P. H. 2008. Serial and parallel fpga-based variable block size motion estimation processors. J. Signal Process. Syst. 51, 77--98. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Liu, Z., Huang, Y., Song, Y., Goto, S., and Ikenaga, T. 2007. Hardware-efficient propagate partial sad architecture for variable block size motion estimation in h.264/avc. In Proceedings of the ACM Great Lakes Symposium on VLSI. ACM, 160--163. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Olivares, J., Hormigo, J., Villalba, J., Benavides, J., and Zapata, E. 2006. Sad computation based on online arithmetic for motion estimation. Microprocess. Microsyst. 30, 5, 250--258.Google ScholarGoogle ScholarCross RefCross Ref
  14. Pan, S., Chae, S., and Park, R. 1996. Vlsi architecture for block matching algorithms using systolic arrays. IEEE Trans. Circ. Syst. Video Techn. 6, 67--73. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Parandeh-Afshar, H., Brisk, P., and Ienne, P. 2009. Exploiting fast carry-chains of fpgas for designing compressor trees. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'09). IEEE, 242--249.Google ScholarGoogle Scholar
  16. Parandeh-Afshar, H., Neogy, A., Brisk, P., and Ienne, P. 2010. Improved synthesis of compressor trees on fpgas by a hybrid and systematic design approach. In Proceedings of the International Workshop on Logic and Synthesis (IWLS'10). IEEE, 193--200.Google ScholarGoogle Scholar
  17. Richardson, I. E. 2010. The H.264 Advanced Video Compression Standard. John Wiley & Sons. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Sayed, M., Badawy, W., and Jullien, G. 2008. Towards an h.264/avc hw/sw integrated solution: An efficient vbsme architecture. IEEE Trans. Circu. Syst. 55, 9, 912--916.Google ScholarGoogle ScholarCross RefCross Ref
  19. Song, Y. and Akoglu, A. 2011. Bit-by-bit pipelined and hybrid-grained 2d architecture for motion estimation of h.264/avc. J. Signal Process. Syst. 1--14.Google ScholarGoogle Scholar
  20. Song, Y., Liu, Z., Ikenaga, T., and Goto, S. 2006. A vlsi architecture for variable block size video motion estimation in h.264/avc with low cost memory organization. IEICE Trans. Fundamentals E89, 12, 3594--3601. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Wei, C., Hui, H., Jiarong, T., Jinmei, L., and Hao, M. 2008. A high-performance reconfigurable vlsi architecture for vbsme in h.264. IEEE Trans. Consumer Electron. 54, 3, 1338--1345. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Xilinx. 2010. Virtex-5 FPGA data sheet: DC and switching characteristics. http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf.Google ScholarGoogle Scholar

Index Terms

  1. Reconfigurable architecture for VBSME with variable pixel precision

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!