skip to main content
research-article

Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming Applications

Authors Info & Claims
Published:01 June 2012Publication History
Skip Abstract Section

Abstract

We propose a performance analysis framework for adaptive real-time synchronous data flow streaming applications on runtime reconfigurable FPGAs. As the main contribution, we present a constraint based approach to capture both streaming application execution semantics and the varying design concerns during reconfigurations. With our event models constructed as cumulative functions on data streams, we exploit a novel compile-time analysis framework based on iterative timing phases. Finally, we implement our framework on a public domain constraint solver, and illustrate its capabilities in the analysis of design trade-offs due to reconfigurations with experiments.

References

  1. Benveniste, A., Caspi, P., Edwards, S. A., Halbwachs, N., Le Guernic, P., and Simone, R. D. 2003. The synchronous languages 12 years later. Proc. IEEE 91, 1, 64--83.Google ScholarGoogle ScholarCross RefCross Ref
  2. Bilsen, G., Engels, M., Lauwereins, R., and Peperstraete, J. A. 1996. Cyclo-static dataflow. IEEE Trans. Signal Proces. 2, 44, 397--408. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Boudec, J.-Y. L. and Thiran, P. 2001. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet. Springer. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Chakraborty, S., Kunzli, S., and Thiele, L. 2003. A general framework for analysing system properties in platform-based embedded system designs. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’03). IEEE Computer Society, 190--195. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Chakraborty, S., Phan, L. T. X., and Thiagarajan, P. S. 2005. Event count automata: A state-based model for stream processing systems. In Proceedings of the 26th IEEE International Real-Time Systems Symposium (RTSS’05). IEEE Computer Society, 87--98. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Chaudhuri, S., Guilley, S., Flament, F., Hoogvorst, P., and Danger, J.-L. 2008. An 8x8 run-time reconfigurable FPGA embedded in a SoC. In Proceedings of the 45th Annual Conference on Design Automation (DAC’08). ACM, 120--125. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Chen, K., August, D. I., and Malik, S. 2001. Retargetable static timing analysis for embedded software. In Proceedings of the 14th International Symposium on Systems Synthesis. 39--44. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Cruz, R. L. 1995. Quality of service guarantees in virtual circuit switched networks. IEEE J. Select. Areas Comm. 13, 6, 1048--1056. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Gecode. 2009. Generic Constraint Development Environment. http://www.gecode.org/.Google ScholarGoogle Scholar
  10. Geilen, M. and Basten, T. 2004. Reactive process networks. In Proceedings of the 4th ACM International Conference on Embedded Software (EMSOFT’04). ACM, 137--146. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Ghamarian, A. H., Geilen, M. C. W., Basten, T., Theelen, B. D., Mousavi, M. R., and Stuijk, S. 2006. Liveness and boundedness of synchronous dataflow graphs. In Proceedings of the Formal Methods in Computer-Aided Design (FMCAD’06). IEEE Computer Society, 68--75. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Govindarajan, R., Gao, G. R., and Desai, P. 2002. Minimizing buffer requirements under rate-optimal schedule in regular dataow networks. J. VLSI Signal Proces. 31, 3, 207--229. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Kirischian, V., Geurkov, V., and Kirischian, L. 2008. A multi-mode video-stream processor with cyclically reconfigurable architecture. In Proceedings of the Conference on Computing Frontiers (CF’08). ACM, 105--106. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Lee, E. A. and Messerschmitt, D. G. 1987. Static scheduling of synchronous dataflow programs for digital signal processing. IEEE Trans. Computers C-36, 1, 24--35. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Lee, E. A. and Sangiovanni-Vincentelli, A. 1998. A framework for comparing models of computation. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 17, 12, 1217--1229. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Lee, E. A. and Zheng, H. 2007. Leveraging synchronous language principles for heterogeneous modeling and design of embedded systems. In Proceedings of the 7th ACM-IEEE International Conference on Embedded Software (EMSOFT’07). ACM, 14--123. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. lp_solve. 2009. lp_solve reference guide. http://lpsolve.sourceforge.net/5.5/.Google ScholarGoogle Scholar
  18. Lublinerman, R. and Tripakis, S. 2008. Translating dataflow to synchronous block diagrams. In Proceedings of the 6th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia’08). 101--106.Google ScholarGoogle Scholar
  19. Moreira, O., Basten, T., Geilen, M., and Stuijk, S. 2009. Buffer sizing for rate-optimal single-rate dataflow scheduling revisited. IEEE Trans. Comput. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Murthy, P. K. and Bhattacharyya, S. S. 2004. Buffer merging---a powerful technique for reducing memory requirements of synchronous dataow specifications. ACM Trans. Des. Autom. Electron. Syst. 9, 2, 212--237. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Phan, L. T., Chakraborty, S., and Thiagarajan, P. 2008. A multi-mode real-time calculus. In Proceedings of the 28th IEEE International Real-Time Systems Symposium (RTSS’08). IEEE. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Real, J. and Crespo, A. 2004. Mode change protocols for real-time systems: A survey and a new proposal. Real-Time Syst. 26, 2, 161--197. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Richter, K., Ziegenbein, D., Jersak, M., and Ernst, R. 2002. Model composition for scheduling analysis in platform design. In Proceedings of the 39th Annual Conference on Design Automation (DAC’02). ACM, 287--292. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Sander, I. and Jantsch, A. 2008. Modelling adaptive systems in ForSyDe. Electron. Notes Theor. Comput. Sci. 200, 2, 39--54. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Shin, Y., Kim, D., and Choi, K. 2000. Schedulability-driven performance analysis of multiple mode embedded real-time systems. In Proceedings of the 37th Conference on Design Automation (DAC’00). 495--500. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Sriram, S. and Bhattacharyya, S. S. 2000. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., New York, NY. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Stuijk, S., Geilen, M., and Basten, T. 2006. Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. In Proceedings of the 43rd Annual Conference on Design Automation. (DAC’06). 899--904. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Wiggers, M. H., Bekooij, M. J. G., and Smit, G. J. M. 2008. Computation of buffer capacities for throughput constrained and data dependent inter-task communication. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’08). ACM, 640--645. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Xilinx Ltd. http://www.xilinx.com.Google ScholarGoogle Scholar
  30. Zhu, J., Sander, I., and Jantsch, A. 2008a. Energy efficient streaming applications with guaranteed throughput on MPSoCs. In Proceedings of the International Conference on Embedded Software (EMSOFT’08). 119--128. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Zhu, J., Sander, I., and Jantsch, A. 2008b. Performance analysis of reconfiguration in adaptive real-time streaming applications. In Proceedings of the 6th Workshop on Embedded Systems for Real-Time Multimedia (ESTIMedia’08). 53--58.Google ScholarGoogle Scholar
  32. Zhu, J., Sander, I., and Jantsch, A. 2009. Buffer minimization of real-time streaming applications scheduling on hybrid CPU/FPGA architectures. In Proceedings of the Conference on Design Automation and Test in Europe (DATE’09). 1506--1511. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Performance Analysis of Reconfigurations in Adaptive Real-Time Streaming Applications

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!