Abstract
NAND flash memory has gained its popularity in a variety of applications as a storage medium due to its low power consumption, nonvolatility, high performance, physical stability, and portability. In particular, Multi-Level Cell (MLC) flash memory, which provides a lower cost and higher density solution, has occupied the largest part of NAND flash-memory market share. However, MLC flash memory also introduces new challenges: (1) Pages in a block must be written sequentially. (2) Information to indicate a page being obsoleted cannot be recorded in its spare area due to the limitation on the number of partial programming. Since most of applications access NAND flash memory under FAT file system, this article designs an MLC Flash Translation Layer (MFTL) for flash-memory storage systems which takes constraints of MLC flash memory and access behaviors of FAT file system into consideration. A series of trace-driven simulations was conducted to evaluate the performance of the proposed scheme. Although MFTL is designed for MLC flash memory and FAT file system, it is applicable to SLC flash memory and other file systems as well. Our experiment results show that the proposed MFTL could achieve a good performance for various access patterns even on SLC flash memory.
- Aleph One Company. Yet Another Flash Filing System.Google Scholar
- Ban, A. 1999. Flash file system optimized for page-mode flash technologies. United States Patent 5,937,425.Google Scholar
- Chang, L.-P. 2010. A hybrid approach to NAND-flash-based solid-state disks. IEEE Trans. Comput. 59, 10, 1337--1349. Google Scholar
Digital Library
- Chang, L.-P. and Du, C.-D. 2009. Design and implementation of an efficient wear-leveling algorithm for solid-state-disk micro-controllers. ACM Trans. Design Automat. Electron. Syst. 15, 1--36. Google Scholar
Digital Library
- Chang, L.-P. and Kuo, T.-W. 2005. Efficient management for large-scale flash-memory storage systems with resource conservation. ACM Trans. Storage 1, 381--418. Google Scholar
Digital Library
- Chang, Y.-H., Hsieh, J.-W., and Kuo, T.-W. 2007. Endurance enhancement of flash-memory storage systems: An efficient static wear leveling design. In Proceedings of the ACM/IEEE Design Automation Conference (DAC’07). 212--217. Google Scholar
Digital Library
- Chang, Y.-H., Lin, J.-H., Hsieh, J.-W., and Kuo, T.-W. 2010. A strategy to emulate NOR flash with NAND flash. ACM Trans. Storage 6. Google Scholar
Digital Library
- Chen, F., Luo, T., and Zhang, X. 2011. CAFTL: A content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives. In Proceedings of the 9th USENIX Conference on File and Stroage Technologies (FAST’11). Google Scholar
Digital Library
- Cho, H., Shin, D., and Eom, Y. I. 2009. KAST: K-Associative Sector Translation for NAND flash memory in real-time systems. In Proceedings of the Symposium on Design, Automation and Test in Europe (DATE). 507--512. Google Scholar
Digital Library
- ECMA-107. 1995. Volume and File Structure of Disk Cartridges for Information Interchange, identical to ISO/IEC 9293. Tech. rep., ECMA International.Google Scholar
- Gupta, A., Kim, Y., and Urgaonkar, B. 2009. DFTL: A flash translation layer employing demand-based selective caching of page-level address mapping. In Proceeding of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 229--240. Google Scholar
Digital Library
- Hsieh, J.-W., Chang, L.-P., and Kuo, T.-W. 2006. Efficient identification of hot data for flash memory storage systems. ACM Trans. Storage 2, 22--40. Google Scholar
Digital Library
- Hsieh, J.-W., Tsai, Y.-L., Kuo, T.-W., and Lee, T.-L. 2008. Configurable flash-memory management: Performance versus overheads. IEEE Trans. Comput. 57, 11, 1571--1583. Google Scholar
Digital Library
- Im, S. and Shin, D. 2010. COMBOFTL: Improving performance and lifespan of MLC flash memory using SLC flash buffer. J. Syst. Architect.-Embed. Syst. Des. 56, 12, 641--653. Google Scholar
Digital Library
- Intel. a. Flash cache memory puts robson in the middle.Google Scholar
- Intel. b. Software concerns of implementing a resident flash disk.Google Scholar
- Intel. 1998. Understanding the Flash Translation Layer (FTL) Specification. Tech. rep., Intel Corporation.Google Scholar
- Joo, Y., Choi, Y., Park, C., Chung, S. W., Chung, E.-Y., and Chang, N. 2006. Demand paging for OneNANDTM Flash eXecute-In-Place. In Proceedings of CODES+ISSS. 229--234. Google Scholar
Digital Library
- Jung, D., Kang, J.-U., Jo, H., Kim, J.-S., and Lee, J. 2010. Superblock FTL: A superblock-based flash translation layer with a hybrid address translation scheme. ACM Trans. Embed. Comput. Syst. (TECS). 9. Google Scholar
Digital Library
- Kim, J., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y. 2002. A space-effficient flash translation layer for compactflash systems. IEEE Trans. Consum. Electron. 48, 2, 366--375. Google Scholar
Digital Library
- Lee, J.-H., Park, G.-H., and Kim, S.-D. 2004. A new NAND-type flash memory package with smart buffer system for spatial and temporal localities. J. Syst. Architect. 51, 111--123. Google Scholar
Digital Library
- Lee, S., Shin, D., Kim, Y.-J., and Kim, J. 2008. LAST: Locality-Aware Sector Translation for NAND flash memory-based storage systems. ACM SIGOPS Oper. Syst. Rev. 42, 36--42. Google Scholar
Digital Library
- Lee, S.-W., Park, D.-J., Chung, T.-S., Lee, D.-H., Park, S., and Song, H.-J. 2007. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6, 3, Article 18. Google Scholar
Digital Library
- M-Systems. 1998. Flash-memory translation layer for NAND flash (NFTL).Google Scholar
- Park, C., Seo, J., Seo, D., Kim, S., and Kim, B. 2003. Cost-efficient memory architecture design of NAND flash memory embedded systems. In Proceedings of the 21st International Conference on Computer Design (ICCD’03). Google Scholar
Digital Library
- Park, C., Lim, J., Kwon, K., Lee, J., and Min, S. L. 2004. Compiler-assisted demand paging for embedded systems with flash memory. In Proceedings of the 4th ACM International Conference on Embedded Software (EMSOFT). 114--124. Google Scholar
Digital Library
- Park, H. and Shin, D. 2010. Buffer flush and address mapping scheme for flash memory solid-state disk. J. Syst. Architect.-Embed. Syst. Design 56, 4--6, 208--220. Google Scholar
Digital Library
- PCSTATS. 2011. Beginners Guides: Flash Memory Data Recovery and Protection. Tech. rep., PCSTATS.Google Scholar
- Samsung Electronics. Samsung K9LBG08U0M(v1.0) - 32Gb DDP MLC data sheet.Google Scholar
- Song, H., Choi, S., Cha, H., and Ha, R. 2009. Improving energy efficiency for flash memory based embedded applications. J. Syst. Architect.-Embed. Syst. Des. 55, 1, 15--24. Google Scholar
Digital Library
- Testmetrix Inc. VTE2100.Google Scholar
- Woodhouse, D. 2001. JFFS: The Journalling Flash File System. In Proceedings of the Ottawa Linux Symposium.Google Scholar
- Wu, C.-H. and Kuo, T.-W. 2006. An adaptive two-level management for the flash translation layer in embedded systems. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’06). 601--606. Google Scholar
Digital Library
- Wu, C.-H., Kuo, T.-W., and Chang, L.-P. 2006. The design of efficient initialization and crash recovery for log-based file systems over flash memory. ACM Trans. Storage 2, 449--467. Google Scholar
Digital Library
Index Terms
MFTL: A Design and Implementation for MLC Flash Memory Storage Systems
Recommendations
Design and Implementation for Multi-level Cell Flash Memory Storage Systems
RTCSA '10: Proceedings of the 2010 IEEE 16th International Conference on Embedded and Real-Time Computing Systems and ApplicationsNAND flash memory has gained its popularity in a variety of applications as a storage medium due to its low power consumption, non-volatility, high performance, physical stability, and portability. In particular, Multi-Level Cell (MLC) flash memory, ...
A Hybrid Flash File System Based on NOR and NAND Flash Memories for Embedded Devices
This paper presents a hybrid flash file system (HFFS) based on both NOR flash and NAND flash memory. In a conventional NAND flash-based flash file system, there is a trade-off between life span and durability in the frequent writing of small amounts of ...
ROSE: A Novel Flash Translation Layer for NAND Flash Memory Based on Hybrid Address Translation
A Flash Translation Layer (FTL) provides a block device interface on top of flash memory to support disk-based file systems. Due to the erase-before-write feature of flash memory, an FTL usually performs out-of-place updates and uses a cleaning ...






Comments