Abstract
Manufacturing process variation is dramatically becoming one of the most important challenges related to power and performance optimization for sub-90nm CMOS technologies. Process variability impacts the optimization of the target system metrics, that is, performance and energy consumption by introducing fluctuations and unpredictability. Besides, it impacts the parametric yield of the chip with respect to application level constraints by reducing the number of devices working within normal operating conditions.
The impact of variability on systems with stringent application-specific requirements (such as portable multimedia and critical embedded systems) is much greater than on general-purpose systems given the emphasis on predictability and reduced operating margins. In this market segment, failing to address such a problem within the early design stages of the chip may lead to missing market deadlines and suffering greater economic losses.
In the context of a design space exploration framework for supporting the platform-based design approach, we address the problem of robustness with respect to manufacturing process variations. First, we apply Response Surface Modeling (RSM) techniques to enable an efficient evaluation of the statistical measures of execution time and energy consumption for each system configuration. Then, we apply a robust design space exploration framework to afford the problem of the impact of manufacturing process variations onto the system-level metrics and consequently onto the application-level constraints. We finally provide a comparison of our design space exploration technique with conventional approaches on two different case studies.
- Ascia, G., Catania, V., Nuovo, A. G. D., Palesi, M., and Patti, D. 2007. Efficient design space exploration for application specific systems-on-a-chip. J. Syst. Architect. 53, 10, 733--750. Google Scholar
Digital Library
- Beyer, H.-G. and Sendhoff, B. 2007. Robust optimization - a comprehensive survey. Comput. Meth. Appl. Mech. Engin. 196, 33--34, 3190--3218.Google Scholar
Cross Ref
- Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., and De, V. 2003. Parameter variations and impact on circuits and microarchitecture. In Proceedings of the 40th Design Automation Conference. 338--342. Google Scholar
Digital Library
- Bougard, B., De Sutter, B., Rabou, S., Novo, D., Allam, O., Dupont, S., and Van der Perre, L. 2008. A coarse-grained array based baseband processor for 100Mbps+ software defined radio. In Proceedings of the Conference and Exhibition on Design, Automation and Test in Europe (DATE’08). 716--721. Google Scholar
Digital Library
- Bowman, K., Duvall, S., and Meindl, J. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circ. 183--190.Google Scholar
- Bowman, K., Alameldeen, A., Srinivasan, S., and Wilkerson, C. 2007. Impact of die-to-die and within-die parameter variations on the throughput distribution of multi-core processors. In Proceedings of the International Symposium on Low Power Electronics and Design. Google Scholar
Digital Library
- Box, G. E. P. and Cox, D. R. 1964. An analysis of transformations. J Royal Stat. Soc. Series B (Methodological) 26, 2, 211--252.Google Scholar
Cross Ref
- Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the International Symposium on Computer Architecture (ISCA’00). 83--94. Google Scholar
Digital Library
- De Sutter, B., Mei, B., et al. 2006. Hardware and a tool chain for ADRES. In Proceedings of the International Workshop on Reconfigurable Computing: Architectures and Applications (ARC). Lecture Notes in Computer Science, vol. 3985, 425--430.Google Scholar
Cross Ref
- Deb, K. and Gupta, H. 2006. Introducing robustness in multi-objective optimization. Evol. Comput. 14, 4, 463--494. Google Scholar
Digital Library
- Eisele, M., Berthold, J., Schmitt-Landsiedel, D., and Mahnkopf, R. 1997. The impact of intra-die device parameter variations on path delays and on the design for yield of low voltage digital circuits. IEEE Trans. VLSI Syst. 5, 4, 360--367. Google Scholar
Digital Library
- Gerstlauer, A., Haubelt, C., Pimentel, A., Stefanov, T., Gajski, D., and Teich, J. 2009. Electronic system-level synthesis methodologies. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 10, 1517--1530. Google Scholar
Digital Library
- Gordon, M., Maze, D., et al. 2002. A stream compiler for communication-exposed architectures. ACM SIGARCH Comput. Architect. News. Google Scholar
Digital Library
- Gordon, M., Thies, W., and Amarasinghe, S. 2006. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. ACM SIGPLAN Notices 41, 11. Google Scholar
Digital Library
- Grabner, T., Catthoor, F., Miranda, M., and Roussel, P. 2006. Yield prediction for architecture exploration in nanometer technology nodes: A model and case study for memory organizations. In Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS’06). 253--258. Google Scholar
Digital Library
- Hu, C., Horowitz, M., and Chow, S. Y. 2000. Life at the end of CMOS scaling (and beyond) (panel session) (abstract only). In Proceedings of the 37th Design Automation Conference (DAC’00), R. A. Rutenbar Ed. Google Scholar
Digital Library
- Ïpek, E., McKee, S. A., Caruana, R., de Supinski, B. R., and Schulz, M. 2006. Efficiently exploring architectural design spaces via predictive modeling. SIGOPS Oper. Syst. Rev. 40, 5, 195--206. Google Scholar
Digital Library
- Ipek, E., Mutlu, O., Martinez, J., and Caruana, R. 2008. Self-optimizing memory controllers: A reinforcement learning approach. In Proceedings of the 35th International Symposium on Computer Architecture. 39--50. Google Scholar
Digital Library
- Jin, Y. and Branke, J. 2005. Evolutionary optimization in uncertain environments-a survey. IEEE Trans. Evolutionary Comput. 9, 3, 303--317. Google Scholar
Digital Library
- Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the International Symposium on High Performance Computer Architecture. IEEE, 99--108.Google Scholar
- Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J. 2006b. A predictive performance model for superscalar processors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. IEEE Computer Society, 161--170. Google Scholar
Digital Library
- Kahng, A. 2002. Directions for drivers and design. IEEE Circ. Dev. Mag. 18, 4, 32--39.Google Scholar
Cross Ref
- Kalla, R., Sinharoy, B., and Tendler, J. M. 2004. IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro 24, 2, 40--47. Google Scholar
Digital Library
- Keutzer, K., Malik, S., Newton, A. R., Rabaey, J., and Sangiovanni-Vincentelli, A. 2000. System level design: Orthogonalization of concerns and platform-based design. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 19, 12, 1523--1543. Google Scholar
Digital Library
- Kim, W., Gupta, M., Wei, G.-Y., and Brooks, D. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In Proceedings of the IEEE 14th International Symposium on High Performance Computer Architecture. 123--134.Google Scholar
- Lee, B. C. and Brooks, D. M. 2006. Accurate and efficient regression modeling for microarchitectural performance and power prediction. SIGOPS Oper. Syst. Rev. 40, 5, 185--194. Google Scholar
Digital Library
- Li, M.-L., Sasanka, R., Adve, S., Chen, Y.-K., and Debes, E. 2005. The ALPBench benchmark suite for complex multimedia applications. In Proceedings of the IEEE International Workload Characterization Symposium. 34--45.Google Scholar
- Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K. 2006. CMP design space exploration subject to physical constraints. In Proceedings of the 12th International Symposium on High Performance Computer Architecture (HPCA’06). 502--506.Google Scholar
- Lim, D., Ong, Y.-S., Jin, Y., Sendhoff, B., and Lee, B. S. 2006. Inverse multi-objective evolutionary design. Genet. Program. Evol. Mach. 7, 4, 383--404. Google Scholar
Digital Library
- Marculescu, D. and Talpes, E. 2005. Variability and energy awareness: A microarchitecture-level perspective. In Proceedings of the Design Automation Conference. 11--16. Google Scholar
Digital Library
- Monchiero, M., Canal, R., and Gonzalez, A. 2008. Power/performance/thermal design-space exploration for multicore architectures. IEEE Trans. Paral. Distrib. Syst. 19, 5, 666--681. Google Scholar
Digital Library
- Montgomery, D. C. 2005. Design and Analysis of Experiments. John Wiley and Sons. Google Scholar
Digital Library
- Montgomery, D. C. and Runger, G. C. 2006. Applied Statistics and Probability for Engineers. Wiley.Google Scholar
- Myers, R. H., Khuri, A. I., and Carter, W. H. 1989. Response surface methodology: 1966--1988. Technometrics 31, 2, 137--157. Google Scholar
Digital Library
- Nassif, S., Bernstein, K., et al. 2007. High performance CMOS variability in the 65nm regime and beyond. In Proceedings of the IEEE International Electron Devices Meeting. 569--571.Google Scholar
Cross Ref
- Nikolov, H., Thompson, M., Stefanov, T., Pimentel, A., Polstra, S., Bose, R., Zissulescu, C., and Deprettere, E. 2008. Daedalus: Toward composable multimedia MP-SoC design. In Proceedings of the 45th ACM/IEEE Design Automation Conference. 574--579. Google Scholar
Digital Library
- Nowak, E. 2002. Maintaining the benefits of CMOS scaling when scaling bogs down. IBM J. Resear. Devel. Google Scholar
Digital Library
- O’Connor, P. 2006. Future trends in microelectronics - impact on detector readout. In Proceedings of the SNiC Symposium. 1--6.Google Scholar
- Okabe, T., Jin, Y., and Sendhoff, B. 2003. A critical survey of performance indices for multi-objective optimization. In Proceedings of the IEEE Congress on Evolutionary Computation. 878--885.Google Scholar
- Palermo, G., Silvano, C., and Zaccaria, V. 2006. Multi-objective design space exploration of embedded system. J. Embed. Comput. 1, 3, 305--316. Google Scholar
Digital Library
- Palermo, G., Silvano, C., and Zaccaria, V. 2008a. An efficient design space exploration methodology for multiprocessor SoC architectures based on response surface methods. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation.Google Scholar
- Palermo, G., Silvano, C., and Zaccaria, V. 2008b. Robust optimization of SoC architectures: A multiscenario approach. In Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA’08). 7--12.Google Scholar
- Palermo, G., Silvano, C., and Zaccaria, V. 2009a. ReSPIR: A response surface-based Pareto iterative refinement for application-specific design space exploration. IEEE Trans Comput-Aid. Des. Integr. Circ. 28, 12, 1816--1829. Google Scholar
Digital Library
- Palermo, G., Silvano, C., and Zaccaria, V. 2009b. Variability-aware robust design space exploration of chip multiprocessor architectures. In Proceedings of the 14th Asia and South Pacific Design Automation Conference (ASP-DAC’09). 323--328. Google Scholar
Digital Library
- Rao, R., Blaauw, D., Sylvester, D., and Devgan, A. 2005. Modeling and analysis of parametric yield under power and performance constraints. IEEE Des. Test Comput. 376--385. Google Scholar
Digital Library
- Renau, J., Fraguela, B., and Wei, L. 2005. SESC simulator. http://sesc.sourceforge.net.Google Scholar
- Santner, T. J., Williams, B. J., and Notz, W. 2003. The Design and Analysis of Computer Experiments. Springer-Verlag.Google Scholar
- Sanz, C., Prieto, M., Papanikolaou, A., Miranda, M., and Catthoor, F. 2006. System-level process variability compensation on memory organizations of dynamic applications: A case study. In Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED’06). IEEE Computer Society, 376--382. Google Scholar
Digital Library
- Song, A., Mathur, A., and Pattipati, K. 1995. Design of process parameters using robust design techniques and multiple criteria optimization. IEEE Trans. Syst. Man Cybern. 25, 11.Google Scholar
Cross Ref
- Srivastava, A., Shah, S., Agarwal, K., Sylvester, D., Blaauw, D., and Director, S. 2005. Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. In Proceedings of the 42nd Design Automation Conference. Google Scholar
Digital Library
- Taguchi, G. 1987. The System of Experimental Design: Engineering Methods to Optimize Quality and Minimize Costs. UNIPUB/Kraus.Google Scholar
- Teodorescu, R. and Torrellas, J. 2008. Variation-aware application scheduling and power management for chip multiprocessors. In Proceedings of the 35th International Symposium on Computer Architecture (ISCA’08). IEEE Computer Society, 363--374. Google Scholar
Digital Library
- Tiwari, A. and Torrellas, J. 2008. Facelift: Hiding and slowing down aging in multicores. In Proceedings of the 41st IEEE/ACM International Symposium on Microarchitecture. 129--140. Google Scholar
Digital Library
- Tsai, J.-T., Liu, T.-K., and Chou, J.-H. 2004. Hybrid Taguchi-genetic algorithm for global numerical optimization. IEEE Trans. Evol. Comput. 8, 4, 365--377. Google Scholar
Digital Library
- Wilton, S. and Jouppi, N. 1996. CACTI: An enhanced cache access and cycle time model. IEEE J. Solid-State Circ. 31, 5, 677--688.Google Scholar
Cross Ref
- Woo, S., Ohara, M., Torrie, E., Singh, J., and Gupta, A. 1995. SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22th International Symposium on Computer Architecture. 2436. Google Scholar
Digital Library
Index Terms
A Variability-Aware Robust Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints
Recommendations
An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints
SASP '08: Proceedings of the 2008 Symposium on Application Specific ProcessorsMulti-Processor System on-Chip (MPSoC) architectures represent an emerging paradigm for developing customized, application specific solutions meeting time-to-market, performance and power consumption constraints. Application-specific MPSoCs are usually ...
Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip
NoCArc '11: Proceedings of the 4th International Workshop on Network on Chip ArchitecturesApplication-specific network-centric architectures (such as Networks on-Chip, NoCs) have recently become an effective solution to support high bandwidth communication in Multiprocessor Systems-on-Chip (MPSoCs). Moreover, the introduction of the ...
Interdigitation for effective design space exploration using iSIGHT
Optimization studies for nonlinear constrained problems (i.e. most complex engineering design problems) have repeatedly shown that (i) no single optimization technique performs best for all design problems, and (ii) in most cases, a mix of techniques ...






Comments