Giorgis Georgakoudis
ABSTRACT
No abstract available.
- T. Agerwala and S. Chatterjee. Computer architecture: Challenges and opportunities for the next decade. IEEE Micro, 25(3):58--69, 2005. Google Scholar
Digital Library
- M. Annavaram, E. Grochowski, and J. P. Shen. Mitigating amdahl's law through epi throttling. In ISCA, pages 298--309, 2005. Google ScholarDigital Library
- S. Che, M. Boyer, J. Meng, D. Tarjan, J. W. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In IISWC, pages 44--54, 2009. Google ScholarDigital Library
- L. C. Harris and B. P. Miller. Practical analysis of stripped binary code. SIGARCH Comput. Archit. News, 33:63--68, December 2005. Google ScholarDigital Library
- M. D. Hill. Amdahl's law in the multicore era. In HPCA, page 187, 2008.Google Scholar
- R. Kumar, D. M. Tullsen, N. P. Jouppi, and P. Ranganathan. Heterogeneous chip multiprocessors. IEEE Computer, 38(11):32--38, 2005. Google ScholarDigital Library
- R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas. Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In ISCA, pages 64--75, 2004. Google ScholarDigital Library
- T. Li, P. Brett, R. C. Knauerhase, D. A. Koufaty, D. Reddy, and S. Hahn. Operating system support for overlapping-isa heterogeneous multi-core architectures. In HPCA, pages 1--12, 2010.Google Scholar
- D. Reddy, D. A. Koufaty, P. Brett, and S. Hahn. Bridging functional heterogeneity in multicore architectures. Operating Systems Review, 45(1):21--33, 2011. Google ScholarDigital Library
- J. C. Saez, D. Shelepov, A. Fedorova, and M. Prieto. Leveraging workload diversity through os scheduling to maximize performance on single-isa heterogeneous multicore systems. J. Parallel Distrib. Comput., 71(1):114--131, 2011. Google ScholarDigital Library
Index Terms
Dynamic binary rewriting and migration for shared-ISA asymmetric, multicore processors: summary
Recommendations
Fast dynamic binary rewriting to support thread migration in shared-ISA asymmetric multicores
COSMIC '13: Proceedings of the First International Workshop on Code OptimiSation for MultI and many CoresAsymmetric multicore processors have demonstrated a strong potential for improving performance and energy-efficiency. Shared-ISA asymmetric multicore processors overcome programmability problems in disjoint-ISA systems and enhance single-ISA ...
Phase-based scheduling and thread migration for heterogeneous multicore processors
PACT '12: Proceedings of the 21st international conference on Parallel architectures and compilation techniquesHeterogeneous multicore processors (HMPs) can provide better performance and reduced energy consumption than homogeneous ones [3]. Differences between cores provide different processing capabilities for different applications; a dynamic scheduler can ...
Energy-aware thread co-location in heterogeneous multicore processors
EMSOFT '13: Proceedings of the Eleventh ACM International Conference on Embedded SoftwareGiven the wide variety of performance demands for various workloads, the trend in embedded systems is shifting from homogeneous to heterogeneous processors, which have been shown to yield performance and energy saving benefits. A typical heterogeneous ...
Comments