Abstract
Sub-50nm CMOS technologies are affected by significant variability, which causes power and performance variations among nominally similar cores in MPSoC platforms. This undesired heterogeneity threatens execution predictability and energy efficiency. We propose two techniques to allocate sets of barrier-synchronized tasks. The first technique models allocation as an ILP and achieves optimal results, but requires an offline solver. The second technique adopts a two-stage heuristic approach, and it can be adapted to work online. We tested our approach on the virtual prototype of a next-generation industrial multicore platform. Experimental results demonstrate that our approach minimizes deadline violations while increasing energy efficiency.
- Akyol, E. and van der Schaar, M. 2007. Complexity model based proactive dynamic voltage scaling for video decoding systems. IEEE Trans. Multimedia 9, 7, 1475--1492. Google Scholar
Digital Library
- Drake, A., Senger, R., Singh, H., Carpenter, G., and James, N. 2008. Dynamic measurement of critical-path timing. In Proceedings of the IEEE International Conference on Integrated Circuit Design and Technology (ICICDT). 249--252.Google Scholar
- Faraboschi, P., Brown, G., Fisher, J. A., Desoli, G., and Homewood, F. 2000. Lx: A technology platform for customizable vliw embedded processing. In Proceedings of ISCA. 203--213. Google Scholar
Digital Library
- Flamand, E. 2009. Strategic directions toward multicore application specific computing. In Proceedings of Design, Automation and Test in Europe. 1266--1266. Google Scholar
Digital Library
- Herbert, S. and Marculescu, D. 2008. Characterizing chip-multiprocessor variability-tolerance. In Proceedings of the 45th Annual Design Automation Conference (DAC). ACM, New York, NY, 313--318. Google Scholar
Digital Library
- Hong, S. and et al. 2009. Process variation aware thread mapping for chip multiprocessors. In Proceedings of Design, Automation and Test in Europe. 821--826. Google Scholar
Digital Library
- Huang, L., Yuan, F., and Xu, Q. 2009. Lifetime reliability-aware task allocation and scheduling for mpsoc platforms. In Proceedings of Design, Automation and Test in Europe. 51--56. Google Scholar
Digital Library
- Kollig, P., Henriksson, T., and Osborne, C. 2009. Heterogeneous multicore platforms for consumer multimedia applications. In Proceedings of Design, Automation and Test in Europe. 1254--1259. Google Scholar
Digital Library
- Papanicolaou, A. and et al. 2007. At tape-out: Can system yield in terms of timing/energy specifications be predicted? In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 773--778.Google Scholar
- Paterna, F., Benini, L., Paparieilo, F., Desoli, G., Acqvaviva, A., and Olivieri, M. 2009. Adaptive idleness distribution for non-uniform aging tolerance in multiprocessor systems-on-chip. In Proceedings of the Design, Automation and Test in Europe. 906--909. Google Scholar
Digital Library
- Rebaud, B., Belleville, M., Beigne, E., Robert, M., Maurine, P., and Azemard, N. 2009. An innovative timing slack monitor for variation tolerant circuits. In Proceedingd of the IEEE International IC Design and Technology conference (ICICDT). 215--218.Google Scholar
- Teodorescu, R. and Torrellas, J. 2008. Variation-aware application scheduling and power management for chip multiprocessors. SIGARCH Comput. Archit. News 36, 3, 363--374. Google Scholar
Digital Library
- Tiwari, A. and Torrellas, J. 2008. Facelift: Hiding and slowing down aging in multicores. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (MICRO). 129--140. Google Scholar
Digital Library
- VAM. Vam - variability aware modeling. http://www.imec.be/ScientificReport/SR2007/html/1384291.html.Google Scholar
- Wang, F., Nicopoulos, C., Wu, X., Xie, Y., and Vijay Krishnan, N. 2007. Variation-aware task allocation and scheduling for MPsoC. In Proceedings of the MPsoC International Conference on Computer-Aided Design. 598--603. Google Scholar
Digital Library
- Winter, J. and Albonesi, D. 2008. Scheduling algorithms for unpredictably heterogeneous cmp architectures. In Proceedings of the 38th International Conference on Dependable Systems and Networks (DSN). 42--51.Google Scholar
- Yi, Y., Han, W., Zhao, X., Erdogan, A. T., and Arslan, T. 2009. An ilp formulation for task mapping and scheduling on multi-core architectures. In Proceedings of DATE. 33--38. Google Scholar
Digital Library
- Zhang, L., Bai, L., Dick, R. P., Shang, L., and Joseph, R. 2009. Process variation characterization of chip-level multiprocessors. In Proceedings of the Design Automation Conference. 694--697. Google Scholar
Digital Library
Index Terms
Variability-tolerant workload allocation for MPSoC energy minimization under real-time constraints
Recommendations
Variability-tolerant run-time workload allocation for MPSoC energy minimization under real-time constraints
CF '10: Proceedings of the 7th ACM international conference on Computing frontiersImplications of fin width scaling on variability and reliability of high-k metal gate FinFETs
In this paper, we report a study to understand the fin width dependence on performance, variability and reliability of n-type and p-type triple-gate fin field effect transistors (FinFETs) with high-k dielectric and metal gate. Our results indicate that ...
Energy optimality and variability in subthreshold design
ISLPED '06: Proceedings of the 2006 international symposium on Low power electronics and designRecent progress in the development of subthreshold circuit design techniques has created the opportunity for dramatic energy reductions in many applications. However, energy efficiency comes at the price of timing and energy variability due to process ...






Comments