Abstract
Recent FPGAs allow the design of efficient and complex Heterogeneous Systems-on-Chip (HSoC). Namely, these systems are composed of several processors, hardware accelerators as well as communication media between all these components. Performances provided by HSoCs make them really interesting for data-flow applications, especially image processing applications. The use of this kind of architecture provides good performances but the drawback is an increase of the programming complexity.
This complexity is due to the heterogeneous deployment of the application on the platform. Some functions are implemented in software to run on a processor, whereas other functions are implemented in hardware to run in a reconfigurable partition of the FPGA. This article aims to define a programming model based on the Synchronous Data-Flow model, in order to abstract the heterogeneity of the implementation and to leverage the communication issue between software and hardware actors.
- Agron, J. and Andrews, D. 2009. Hardware microkernels for heterogeneous manycore systems. In Proceedings of the International Conference on Parallel Processing Workshops (ICPPW’09). Google Scholar
Digital Library
- Anderson, E., Peck, W., Stevens, J., Agron, J., Baijot, F., Warn, S., and Andrews, D. 2007. Supporting high level language semantics within hardware resident threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 98--103.Google Scholar
- CCM 2006. CORBA Components Specification - Version 4.0, OMG TC Document formal/06-04-01.Google Scholar
- Cheng, Y. 1995. Mean shift, mode seeking, and clustering. IEEE Trans. Pattern Anal. Mach. Intell. 17, 8, 790--799. Google Scholar
Digital Library
- Devaux, L., Chillet, D., Pillement, S., and Demigny, D. 2009. Flexible communication support for dynamically reconfigurable FPGAS. In Proceeding of the 5th Conference on Southern Programmable Logic (SPL’09). 65--70.Google Scholar
- Gaisler. 2011. Gaisler Research library. http://www.gaisler.com.Google Scholar
- Gantel, L., Khiar, A., Miramond, B., Benkhelifa, A., Lemonnier, F., and Kessal, L. 2011. Dataflow programming model for reconfigurable computing. In Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC’11). 1--8.Google Scholar
- Ghaffari, F., Miramond, B., and Verdier, F. 2009. Run-time HW/SW scheduling of data flow applications on reconfigurable architectures. EURASIP J. Embed. Syst. 1, 976296. Google Scholar
Digital Library
- Guerin, X. and Petrot, F. 2009. A system framework for the design of embedded software targeting heterogeneous multi-core SoCs. In Proceedings of the 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP’09). 153--160. Google Scholar
Digital Library
- High Tech Global. 2011. High Tech Global Virtex 5 Board Specifications. http://www.hitechglobal.com/boards/v5ddr3pcie.htm.Google Scholar
- IOCTL 1997. IOCTL Specification. http://pubs.opengroup.org/onlinepubs/7908799/xsh/ioctl.html.Google Scholar
- Koch, D., Haubelt, C., and Teich, J. 2007. Efficient hardware checkpointing: Concepts, overhead analysis, and implementation. In Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays (FPGA’07). ACM, New York, NY, 188--196. Google Scholar
Digital Library
- Koch, D., Beckhoff, C., and Torrison, J. 2010. Fine-grained partial runtime reconfiguration on virtex-5 FPGAs. In Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM’10). IEEE, 69--72. Google Scholar
Digital Library
- Lavin, C., Padilla, M., Lundrigan, P., Nelson, B., and Hutchings, B. 2010. Rapid prototyping tools for FPGA designs: Rapidsmith. In Proceedings of the International Conference on Field-Programmable Technology (FPT’10). 353 --356.Google Scholar
- Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75. 1235--1245.Google Scholar
- Lee, E. A., Neuendorffer, S., and Wirthlin, M. J. 2003. Actor-oriented design of embedded hardware and software systems. J. Circ. Syst. Comput. 12, 231--260.Google Scholar
Cross Ref
- Lee, T.-Y., Hu, C.-C., Lai, L.-W., and Tsai, C.-C. 2010. Hardware context-switch methodology for dynamically partially reconfigurable systems. J. Inf. Sci. Engin. 1289--1305.Google Scholar
- Lubbers, E. and Platzner, M. 2008. A portable abstraction layer for hardware threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’08). 17--22.Google Scholar
- Muller, F., Le Rhun, J., Lemonnier, F., Miramond, B., and Devaux, L. 2010. A flexible operating system for dynamic applications. XCell J. 73, 30--34.Google Scholar
- Nojiri, T., Kondo, Y., Irie, N., Ito, M., Sasaki, H., and Maejima, H. 2009. Domain partitioning technology for embedded multicore processors. IEEE Micro 29, 6, 7--17. Google Scholar
Digital Library
- Nordström, S., Lindh, L., Johansson, L., and Skoglund, T. 2005. Application specific real-time microkernel in hardware. In Proceedings of the 14th IEEE-NPSS Conference on Real Time (RTC’05). IEEE, 330--333. Google Scholar
Digital Library
- Perry, T., Walke, R., and Benkrid, K. 2011. An extensible code generation framework for heterogeneous architectures based on IP-XACT. In Proceedings of the Southern Conference on Programmable Logic (SPL’11). 81--86.Google Scholar
- Rana, V., Santambrogio, M., Sciuto, D., Kettelhoit, B., Koester, M., Porrmann, M., and Ruckert, U. 2007. Partial dynamic reconfiguration in a multi-FPGA clustered architecture based on Linux. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS’07). 1--8.Google Scholar
- RTEMS. 1988. RTEMS Web site. http://www.rtems.org.Google Scholar
- Senouci, B., Bouchhima, A., Rousseau, F., Petrot, F., and Jerraya, A. 2006. Fast prototyping of POSIX based applications on a multiprocessor SoC architecture: Hardware-dependent software oriented approach. In Proceedings of the 17th IEEE International Workshop on Rapid System Prototyping (RSP’06). 69--75. Google Scholar
Digital Library
- So, H. K.-H. and Brodersen, R. 2006. Improving usability of FPGA-based reconfigurable computers through operating system support. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’06). 1--6.Google Scholar
- Verdoscia, L. and Vaccaro, R. 1994. Actor hardware design for static dataflow model. In Proceedings of the Workshop on Massive Parallelism: Hardware, Software, and Applications. 421--430.Google Scholar
Index Terms
Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications
Recommendations
Reconfigurable computing middleware for application portability and productivity
ASAP '13: Proceedings of the 2013 IEEE 24th International Conference on Application-specific Systems, Architectures and Processors (ASAP)Reconfigurable computing (RC) devices such as field-programmable gate arrays (FPGAs) offer significant advantages over fixed-logic, many-core CPU and GPU architectures, including increased performance for many computationally challenging applications, ...
Research on the Reconfigurable Image Processing System
IITA '08: Proceedings of the 2008 Second International Symposium on Intelligent Information Technology Application - Volume 01In view of problems of the processing performance and system flexibility for the current image processing system, propose an image processing system using reconfigurable technology. Studying on the theory of dynamic reconfigurable technology and the ...
Reconfigurable Block Floating Point Processing Elements in Virtex Platforms
RECONFIG '11: Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAsThis paper describes a project undertaken to simplify the implementation of high-throughput, low-power, numerically intensive applications on Virtex platforms. The system is a pipeline composed of block floating point processing elements. These combine ...






Comments