skip to main content
research-article

Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

Authors Info & Claims
Published:01 October 2012Publication History
Skip Abstract Section

Abstract

Recent FPGAs allow the design of efficient and complex Heterogeneous Systems-on-Chip (HSoC). Namely, these systems are composed of several processors, hardware accelerators as well as communication media between all these components. Performances provided by HSoCs make them really interesting for data-flow applications, especially image processing applications. The use of this kind of architecture provides good performances but the drawback is an increase of the programming complexity.

This complexity is due to the heterogeneous deployment of the application on the platform. Some functions are implemented in software to run on a processor, whereas other functions are implemented in hardware to run in a reconfigurable partition of the FPGA. This article aims to define a programming model based on the Synchronous Data-Flow model, in order to abstract the heterogeneity of the implementation and to leverage the communication issue between software and hardware actors.

References

  1. Agron, J. and Andrews, D. 2009. Hardware microkernels for heterogeneous manycore systems. In Proceedings of the International Conference on Parallel Processing Workshops (ICPPW’09). Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Anderson, E., Peck, W., Stevens, J., Agron, J., Baijot, F., Warn, S., and Andrews, D. 2007. Supporting high level language semantics within hardware resident threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 98--103.Google ScholarGoogle Scholar
  3. CCM 2006. CORBA Components Specification - Version 4.0, OMG TC Document formal/06-04-01.Google ScholarGoogle Scholar
  4. Cheng, Y. 1995. Mean shift, mode seeking, and clustering. IEEE Trans. Pattern Anal. Mach. Intell. 17, 8, 790--799. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Devaux, L., Chillet, D., Pillement, S., and Demigny, D. 2009. Flexible communication support for dynamically reconfigurable FPGAS. In Proceeding of the 5th Conference on Southern Programmable Logic (SPL’09). 65--70.Google ScholarGoogle Scholar
  6. Gaisler. 2011. Gaisler Research library. http://www.gaisler.com.Google ScholarGoogle Scholar
  7. Gantel, L., Khiar, A., Miramond, B., Benkhelifa, A., Lemonnier, F., and Kessal, L. 2011. Dataflow programming model for reconfigurable computing. In Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC’11). 1--8.Google ScholarGoogle Scholar
  8. Ghaffari, F., Miramond, B., and Verdier, F. 2009. Run-time HW/SW scheduling of data flow applications on reconfigurable architectures. EURASIP J. Embed. Syst. 1, 976296. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Guerin, X. and Petrot, F. 2009. A system framework for the design of embedded software targeting heterogeneous multi-core SoCs. In Proceedings of the 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP’09). 153--160. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. High Tech Global. 2011. High Tech Global Virtex 5 Board Specifications. http://www.hitechglobal.com/boards/v5ddr3pcie.htm.Google ScholarGoogle Scholar
  11. IOCTL 1997. IOCTL Specification. http://pubs.opengroup.org/onlinepubs/7908799/xsh/ioctl.html.Google ScholarGoogle Scholar
  12. Koch, D., Haubelt, C., and Teich, J. 2007. Efficient hardware checkpointing: Concepts, overhead analysis, and implementation. In Proceedings of the ACM/SIGDA 15th International Symposium on Field Programmable Gate Arrays (FPGA’07). ACM, New York, NY, 188--196. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Koch, D., Beckhoff, C., and Torrison, J. 2010. Fine-grained partial runtime reconfiguration on virtex-5 FPGAs. In Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM’10). IEEE, 69--72. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Lavin, C., Padilla, M., Lundrigan, P., Nelson, B., and Hutchings, B. 2010. Rapid prototyping tools for FPGA designs: Rapidsmith. In Proceedings of the International Conference on Field-Programmable Technology (FPT’10). 353 --356.Google ScholarGoogle Scholar
  15. Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75. 1235--1245.Google ScholarGoogle Scholar
  16. Lee, E. A., Neuendorffer, S., and Wirthlin, M. J. 2003. Actor-oriented design of embedded hardware and software systems. J. Circ. Syst. Comput. 12, 231--260.Google ScholarGoogle ScholarCross RefCross Ref
  17. Lee, T.-Y., Hu, C.-C., Lai, L.-W., and Tsai, C.-C. 2010. Hardware context-switch methodology for dynamically partially reconfigurable systems. J. Inf. Sci. Engin. 1289--1305.Google ScholarGoogle Scholar
  18. Lubbers, E. and Platzner, M. 2008. A portable abstraction layer for hardware threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’08). 17--22.Google ScholarGoogle Scholar
  19. Muller, F., Le Rhun, J., Lemonnier, F., Miramond, B., and Devaux, L. 2010. A flexible operating system for dynamic applications. XCell J. 73, 30--34.Google ScholarGoogle Scholar
  20. Nojiri, T., Kondo, Y., Irie, N., Ito, M., Sasaki, H., and Maejima, H. 2009. Domain partitioning technology for embedded multicore processors. IEEE Micro 29, 6, 7--17. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Nordström, S., Lindh, L., Johansson, L., and Skoglund, T. 2005. Application specific real-time microkernel in hardware. In Proceedings of the 14th IEEE-NPSS Conference on Real Time (RTC’05). IEEE, 330--333. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Perry, T., Walke, R., and Benkrid, K. 2011. An extensible code generation framework for heterogeneous architectures based on IP-XACT. In Proceedings of the Southern Conference on Programmable Logic (SPL’11). 81--86.Google ScholarGoogle Scholar
  23. Rana, V., Santambrogio, M., Sciuto, D., Kettelhoit, B., Koester, M., Porrmann, M., and Ruckert, U. 2007. Partial dynamic reconfiguration in a multi-FPGA clustered architecture based on Linux. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS’07). 1--8.Google ScholarGoogle Scholar
  24. RTEMS. 1988. RTEMS Web site. http://www.rtems.org.Google ScholarGoogle Scholar
  25. Senouci, B., Bouchhima, A., Rousseau, F., Petrot, F., and Jerraya, A. 2006. Fast prototyping of POSIX based applications on a multiprocessor SoC architecture: Hardware-dependent software oriented approach. In Proceedings of the 17th IEEE International Workshop on Rapid System Prototyping (RSP’06). 69--75. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. So, H. K.-H. and Brodersen, R. 2006. Improving usability of FPGA-based reconfigurable computers through operating system support. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’06). 1--6.Google ScholarGoogle Scholar
  27. Verdoscia, L. and Vaccaro, R. 1994. Actor hardware design for static dataflow model. In Proceedings of the Workshop on Massive Parallelism: Hardware, Software, and Applications. 421--430.Google ScholarGoogle Scholar

Index Terms

  1. Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in

            Full Access

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader
            About Cookies On This Site

            We use cookies to ensure that we give you the best experience on our website.

            Learn more

            Got it!