Abstract
This article proposes a circuit-switched router that combines Spatial Division Multiplexing (SDM) and Time Division Multiplexing (TDM) in order to increase path diversity in the router while sharing channels among multiple connections. In this way, the probability of establishing paths through the network is increased, thereby significantly reducing contention in the network. Furthermore, Quality of Service (QoS) is easily guaranteed. The proposed router was synthesized on an Stratix III 3SL340F FPGA device. A 4 × 4 2D Mesh SDM-TDM Network-on-Chip (NoC) was built with the proposed router and synthesized on the 3SL340F FPGA device. The 4 × 4 2D Mesh SDM-TDM NoC was used to build on an FPGA device, a Multiprocessor System-on-Chip (MPSoC) platform consisted of 16 Nios II/f processors, 16 20-KB On-chip Memories, and 16 Network Interfaces. Synthesis results of the MPSoC platform show that the proposed router architecture can be used to built large practicable MPSoC platforms with the proposed NoC architecture with a reasonable hardware overhead and appreciable clock frequency. Simulation results show that combining SDM and TDM techniques in a router allows the highest probability of establishing paths through the network.
- Faruque, M. and Henkel, J. 2008. Qos-supported on-chip communication for multi-processors. Int. J. Paral. Program. 36, 1, 114--139. Google Scholar
Digital Library
- Gebali, F., Elmiligi, H., and El-Kharashi, M. W. 2009. Networks-on-Chips: Theory and Practice. CRC Press, Boca Raton, FL. Google Scholar
Digital Library
- Goossens, K. and Hansson, A. 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Proceedings of the 47th Design Automation Conference (DAC’10). IEEE, 306--311. Google Scholar
Digital Library
- Goossens, K., Dielissen, J., and Radulescu, A. 2005. Æthereal network on chip: Concepts, architectures and implementations. IEEE Des. Test Comput. 22, 5, 414--421. Google Scholar
Digital Library
- Hansson, A., Subburaman, M., and Goossens, K. 2009. Aelite: A flit-synchronous network on chip with composable and predictable services. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’09). IEEE, 250--255. Google Scholar
Digital Library
- Hilton, C. and Nelson, B. 2006. Pnoc: A flexible circuit-switched noc for fpga-based systems. Proc. IEE Comput. Digital Techn. 153, 3, 181--188.Google Scholar
Cross Ref
- Jerger, N., Lipasti, M., and Li-Shiuan, P. 2007. Circuit-switched coherence. Comput. Archit. Lett. 6, 1, 5--8. Google Scholar
Digital Library
- Leroy, A., Marchal, P., Shickova, A., Catthoor, F., Robert, F., and Verkest, D. 2005. Spatial division multiplexing: A novel approach for guaranteed throughput on NoCs. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS’05). IEEE, 81--86. Google Scholar
Digital Library
- Lusala, A. K. and Legat, J.-D. 2010a. Combining circuit and packet switching with bus architecture in a noc for real-time applications. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’10). IEEE, 2880--2883.Google Scholar
- Lusala, A. K. and Legat, J.-D. 2010b. Hybrid noc combining sdm-based circuit switching with packet switching for real-time applications. In Proceedings of the IEEE NORCHIP Conference. IEEE.Google Scholar
- Lusala, A. K. and Legat, J.-D. 2010c. A hybrid router combining sdm-based circuit switching with packet switching for on-chip networks. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs. IEEE. Google Scholar
Digital Library
- Marculescu, R., Ogras, U. Y., Peh, L.-S., Jerger, N. E., and Hoskote, Y. 2009. Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 1, 3--21. Google Scholar
Digital Library
- Micheli, G. D. and Benini, L. 2006. Networks On Chips: Technology and Tools. Morgan Kaufman Publishers, San Francisco, CA.Google Scholar
- Owens, J. D., Dally, W. J., Ho, R., Jayasimha, D. N., Keckler, S. W., and Peh, L.-S. 2007. Research challenges for on-chip interconnection networks. IEEE Micro 27, 5, 96--108. Google Scholar
Digital Library
- Salminen, E., Kulmala, A., and Hämäläinen, T. D. 2005. Hibi-based multiprocessor SoC on FPGA. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’05). IEEE, 3351--3354.Google Scholar
- Salminen, E., Kangas, T., Hämäläinen, T. D., Riihimki, J., Lahtinen, V., and Kuusilinna, K. 2006. Hibi communication network for system on chip. J. VLSI Signal Process. Syst. 43, 2--3, 185--205. Google Scholar
Digital Library
- Samman, F. A., Hollstein, T., and Glesner, M. 2009. Networks-on-chip based on dynamic wormhole packet identity management. VLSI Des. 1--15. Google Scholar
Digital Library
- Samman, F. A., Hollstein, T., and Glesner, M. 2011. New theory for deadlock-free multicast routing in wormhole-switched virtual-channelless networks-on-chip. IEEE Trans. Paral. Distrib. Syst. 22, 4, 544--557. Google Scholar
Digital Library
- Wiklund, D. and Liu, D. 2003. Socbus: Switched network on chip for hard real time systems. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS’03). IEEE. Google Scholar
Digital Library
- Wolkotte, P., Smit, G., Rauwerda, G., and Smit, L. 2005. An energy efficient reconfigurable circuit switched network-on-chip. In Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05), -12th Reconfigurable Architecture Workshop (RAW’05). IEEE. Google Scholar
Digital Library
Index Terms
A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks
Recommendations
Design of a Dual-Switching Mode NOC Router Microarchitecture
ICECE '10: Proceedings of the 2010 International Conference on Electrical and Control EngineeringThe Network-on-Chip originated from traditional computer network, and the NOC solution can improve the parallel processing and computing capacity of current chips. This paper presents a dual-switching mode NOC router which combines the circuit-switching ...
A hybrid packet-circuit switched on-chip network based on SDM
DATE '09: Proceedings of the Conference on Design, Automation and Test in EuropeIn this paper, we propose a novel on-chip communication scheme by dividing the resources of a traditional packet-switched network-on-chip between a packet-switched and a circuit-switched sub-network. The former directs packets according to the ...
Scalable high-radix router microarchitecture using a network switch organization
As the system size of supercomputers and datacenters increases, cost-efficient networks become critical in achieving good scalability on those systems. High-radix routers reduce network cost by lowering the network diameter while providing a high ...






Comments