skip to main content
research-article

A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks

Published:01 October 2012Publication History
Skip Abstract Section

Abstract

This article proposes a circuit-switched router that combines Spatial Division Multiplexing (SDM) and Time Division Multiplexing (TDM) in order to increase path diversity in the router while sharing channels among multiple connections. In this way, the probability of establishing paths through the network is increased, thereby significantly reducing contention in the network. Furthermore, Quality of Service (QoS) is easily guaranteed. The proposed router was synthesized on an Stratix III 3SL340F FPGA device. A 4 × 4 2D Mesh SDM-TDM Network-on-Chip (NoC) was built with the proposed router and synthesized on the 3SL340F FPGA device. The 4 × 4 2D Mesh SDM-TDM NoC was used to build on an FPGA device, a Multiprocessor System-on-Chip (MPSoC) platform consisted of 16 Nios II/f processors, 16 20-KB On-chip Memories, and 16 Network Interfaces. Synthesis results of the MPSoC platform show that the proposed router architecture can be used to built large practicable MPSoC platforms with the proposed NoC architecture with a reasonable hardware overhead and appreciable clock frequency. Simulation results show that combining SDM and TDM techniques in a router allows the highest probability of establishing paths through the network.

References

  1. Faruque, M. and Henkel, J. 2008. Qos-supported on-chip communication for multi-processors. Int. J. Paral. Program. 36, 1, 114--139. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Gebali, F., Elmiligi, H., and El-Kharashi, M. W. 2009. Networks-on-Chips: Theory and Practice. CRC Press, Boca Raton, FL. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Goossens, K. and Hansson, A. 2010. The aethereal network on chip after ten years: Goals, evolution, lessons, and future. In Proceedings of the 47th Design Automation Conference (DAC’10). IEEE, 306--311. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Goossens, K., Dielissen, J., and Radulescu, A. 2005. Æthereal network on chip: Concepts, architectures and implementations. IEEE Des. Test Comput. 22, 5, 414--421. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Hansson, A., Subburaman, M., and Goossens, K. 2009. Aelite: A flit-synchronous network on chip with composable and predictable services. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE’09). IEEE, 250--255. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Hilton, C. and Nelson, B. 2006. Pnoc: A flexible circuit-switched noc for fpga-based systems. Proc. IEE Comput. Digital Techn. 153, 3, 181--188.Google ScholarGoogle ScholarCross RefCross Ref
  7. Jerger, N., Lipasti, M., and Li-Shiuan, P. 2007. Circuit-switched coherence. Comput. Archit. Lett. 6, 1, 5--8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Leroy, A., Marchal, P., Shickova, A., Catthoor, F., Robert, F., and Verkest, D. 2005. Spatial division multiplexing: A novel approach for guaranteed throughput on NoCs. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES-ISSS’05). IEEE, 81--86. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Lusala, A. K. and Legat, J.-D. 2010a. Combining circuit and packet switching with bus architecture in a noc for real-time applications. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’10). IEEE, 2880--2883.Google ScholarGoogle Scholar
  10. Lusala, A. K. and Legat, J.-D. 2010b. Hybrid noc combining sdm-based circuit switching with packet switching for real-time applications. In Proceedings of the IEEE NORCHIP Conference. IEEE.Google ScholarGoogle Scholar
  11. Lusala, A. K. and Legat, J.-D. 2010c. A hybrid router combining sdm-based circuit switching with packet switching for on-chip networks. In Proceedings of the International Conference on ReConFigurable Computing and FPGAs. IEEE. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Marculescu, R., Ogras, U. Y., Peh, L.-S., Jerger, N. E., and Hoskote, Y. 2009. Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 28, 1, 3--21. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Micheli, G. D. and Benini, L. 2006. Networks On Chips: Technology and Tools. Morgan Kaufman Publishers, San Francisco, CA.Google ScholarGoogle Scholar
  14. Owens, J. D., Dally, W. J., Ho, R., Jayasimha, D. N., Keckler, S. W., and Peh, L.-S. 2007. Research challenges for on-chip interconnection networks. IEEE Micro 27, 5, 96--108. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Salminen, E., Kulmala, A., and Hämäläinen, T. D. 2005. Hibi-based multiprocessor SoC on FPGA. In Proceedings of the IEEE International Symposium on Circuits and Systemsin (ISCAS’05). IEEE, 3351--3354.Google ScholarGoogle Scholar
  16. Salminen, E., Kangas, T., Hämäläinen, T. D., Riihimki, J., Lahtinen, V., and Kuusilinna, K. 2006. Hibi communication network for system on chip. J. VLSI Signal Process. Syst. 43, 2--3, 185--205. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Samman, F. A., Hollstein, T., and Glesner, M. 2009. Networks-on-chip based on dynamic wormhole packet identity management. VLSI Des. 1--15. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Samman, F. A., Hollstein, T., and Glesner, M. 2011. New theory for deadlock-free multicast routing in wormhole-switched virtual-channelless networks-on-chip. IEEE Trans. Paral. Distrib. Syst. 22, 4, 544--557. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Wiklund, D. and Liu, D. 2003. Socbus: Switched network on chip for hard real time systems. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS’03). IEEE. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Wolkotte, P., Smit, G., Rauwerda, G., and Smit, L. 2005. An energy efficient reconfigurable circuit switched network-on-chip. In Proceedings of 19th IEEE International Parallel and Distributed Processing Symposium (IPDPS’05), -12th Reconfigurable Architecture Workshop (RAW’05). IEEE. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. A SDM-TDM-Based Circuit-Switched Router for On-Chip Networks

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!