skip to main content
research-article

Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization

Published:01 October 2012Publication History
Skip Abstract Section

Abstract

This article explores the use of virtualization to enable mechanisms like task migration and dynamic mapping in heterogeneous MPSoCs, thereby targeting the design of systems capable of adapt their behavior to time-changing workloads. Because tasks may have to be mapped to target processors with different instruction set architectures, we propose the use of Low Level Virtual Machine (LLVM) to postcompile the tasks at runtime depending on their target processor. A novel dynamic mapping heuristic is also proposed, aiming to exploit the advantages of specialized processors while taking into account the overheads imposed by virtualization. Extensive experimental work at different levels of abstraction---FPGA prototype, RTL and system-level simulation---is presented to evaluate the proposed techniques.

References

  1. Adve, V., Lattner, C., Brukman, M., Shukla, A., and Gaeke, B. 2003. LLVA: A low-level virtual instruction set architecture. In Proceedings of the International Symposium on Microarchitecture (MICRO’03). 205--216. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Aguiar, A. C. P., Magalhães, F., and Hessel, F. 2011. Embedded virtualization for the next generation of cluster-based MPSoCs. In Proceedings of the IEEE International Symposium on Rapid System Prototyping (RSP’11). 113--119.Google ScholarGoogle Scholar
  3. Almeida, G. M., Varyani, S., Busseuil, R., Sassatelli, G., Benoit, P., Torres, L., Carara, E. A., and Moraes, F. 2010. Evaluating the impact of task migration in multi-processor systems-on-chip. In Proceedings of the Symposium on Integrated Circuits and Systems Design (SBCCI’10). 73--78. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Chou, C.-L. and Marculescu, R. 2010. Run-time task allocation considering user behavior in embedded multiprocessor networks-on-chip. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 29, 1, 78--91. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Dehnert, J. Grant, B. K., Banning, J. P., Johnson, R., Kistler, T., Klaiber, A., and Mattson, J. 2003. The Transmeta Code Morphing Software: Using speculation, recovery and adaptive retranslation to address real-life challenges. In Proceedings of the International Symposium on Code Generation and Optimization. 15--24. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Faruque, M. A., Krist, R., and Henkel, J. 2008. ADAM: Run-time Agent-based distributed application mapping for on-chip communication. In Proceedings of the Design Automation Conference. 760--765. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Grasset, A., Rousseau, F., and Jerraya, A. 2008. Network interface generation for MPSOC: From communication service requirements to RTL implementation. In Proceedings of the IEEE International Symposium on Rapid System Prototyping (RSP’08). 66--69. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Hölzenspies, P. K. F., Hurink, J. L., Kuper, J., and Smit, G. J. M. 2008. Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSOC). In Proceedings of the Design, Automation and Test in Europe Conference (DATE’08). 212--217. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Huang, J., Raabe, A., Buckl, C., and Knoll, A. 2011. A workflow for runtime adaptive task allocation on heterogeneous MPSoCs. In Proceedings of the Design, Automation and Test in Europe Conference (DATE’11). 1--6.Google ScholarGoogle Scholar
  10. Kranenburg, T. 2009. Reference design of a portable and customizable microprocessor for rapid system prototyping. Master’s thesis, Delft University.Google ScholarGoogle Scholar
  11. Mandelli, M., Amory, A., Ost, L., and Moraes, F. 2011. Multi-Task Dynamic Mapping onto NoC-based MPSoCs. In Proceedings of the Symposium on Integrated Circuits and Systems Design (SBCCI’11). 191--196. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Nollet, V. 2005. Low cost task migration initiation in a heterogeneous MPSoC. In Proceedings of the Automation and Test in Europe Conference (DATE’05). 252--253. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Ost, L., Guindani, G., Indrusiak, L.S., Määttä, S., and Moraes, F. 2011. Exploring NoC-based MPSoC design space with power estimation models. IEEE Des. Test Comput. 28, 2, 16--29. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Roth, C., Almeida, G. M, Sander, O., Ost, L., Hebert, N., Sassatelli, G., Benoit, P, Torres, L., and Becker, J. 2011. Modular framework for multi-level multi-device MPSoC simulation. In Proceedings of the Reconfigurable Architectures Workshop (RAW’11). 136--142. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Schranzhofer, A., Chen, J.-J., and Thiele, L. 2010. Dynamic power-aware mapping of applications onto heterogeneous MPSoC platforms. IEEE Trans. Indust. Informatics 6, 4, 692--707.Google ScholarGoogle ScholarCross RefCross Ref
  16. Shen, H. and Pétrot, F. 2009. Novel task migration framework on configurable heterogeneous MPSoC platforms. In Proceedings of the Asia South Pacific Design Automation Conference (ASP-DAC’09). 733--738. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Singh, A. K., Srikanthan, T., Kumar, A., and Jigang, W. 2010. Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms. J. Syst. Archit. 56, 7, 242--255. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Smit, L. T., Hurink, J., and Smit, G. J. M. 2005. Run-time mapping of applications to a heterogeneous SoC. In Proceedings of the International Symposium on System-on-Chip (SoC’05). 78--81.Google ScholarGoogle Scholar

Index Terms

  1. Enabling Adaptive Techniques in Heterogeneous MPSoCs Based on Virtualization

          Recommendations

          Comments

          Login options

          Check if you have access through your login credentials or your institution to get full access on this article.

          Sign in

          Full Access

          • Published in

            cover image ACM Transactions on Reconfigurable Technology and Systems
            ACM Transactions on Reconfigurable Technology and Systems  Volume 5, Issue 3
            October 2012
            102 pages
            ISSN:1936-7406
            EISSN:1936-7414
            DOI:10.1145/2362374
            Issue’s Table of Contents

            Copyright © 2012 ACM

            Publisher

            Association for Computing Machinery

            New York, NY, United States

            Publication History

            • Published: 1 October 2012
            • Accepted: 1 March 2012
            • Revised: 1 February 2012
            • Received: 1 October 2011
            Published in trets Volume 5, Issue 3

            Permissions

            Request permissions about this article.

            Request Permissions

            Check for updates

            Qualifiers

            • research-article
            • Research
            • Refereed

          PDF Format

          View or Download as a PDF file.

          PDF

          eReader

          View online with eReader.

          eReader
          About Cookies On This Site

          We use cookies to ensure that we give you the best experience on our website.

          Learn more

          Got it!