skip to main content
research-article

POWER-MODES: POWer-EmulatoR- and MOdel-Based DEpendability and Security Evaluations

Published:01 December 2012Publication History
Skip Abstract Section

Abstract

Innovation cycles have been shortening significantly during the last years. This process puts tremendous pressure on designers of embedded systems for security-or reliability-critical applications. Eventual design problems not detected during design time can lead to lost money, confidentiality, or even loss of life in extreme cases. Therefore it is of vital importance to evaluate a new system for its robustness against intentionally and random induced operational faults. Currently this is generally done using extensive simulation runs using gate-level models or direct measurements on the finished silicon product. These approaches either need a significant amount of time and computational power for these simulations or rely on existing product samples.

This article presents a novel system evaluation platform using power emulation and fault injection techniques to provide an additional tool for developers of embedded systems in security-and reliability-critical fields. Faults are emulated using state-of-the-art fault injection methods and a flexible pattern representation approach. The resulting effects of these faults on the power consumption profile are estimated using state-of-the-art power emulation hardware. A modular system augmentation approach provides emulation flexibility similar to fault simulation implementations. The platform enables the efficient evaluation of new hardware or software implementations of critical security or reliability solutions at an early development phase.

References

  1. Aeroflex Gaisler. 2010. LEON3 processor. http://www.gaisler.com/.Google ScholarGoogle Scholar
  2. Antoni, L., Leveugle, R., and Feher, M. 2002. Using run-time reconfiguration for fault injection in hardware prototypes. In Proceedings of the 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’02). IEEE, 245--253. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Arlat, J., Aguera, M., Amat, L., Crouzet, Y., Fabre, J.-C., Laprie, J.-C., Martins, E., and Powell, D. 1990. Fault injection for dependability validation: A methodology and some applications. IEEE Trans. Softw. Engin. 16, 2, 166--182. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Arlat, J., Aguera, M., Amat, L., Crouzet, Y., Fabre, J., Laprie, J., Martins, E., and Powell, D. 2002. Fault injection for dependability validation: A methodology and some applications. IEEE Trans. Softw. Engin. 16, 2, 166--182. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Bachmann, C., Genser, A., Steger, C., Weiss, R., and Haid, J. 2010. Automated power characterization for run-time power emulation of SoC designs. In Proceedings of the Euromicro Symposium on Digital System Design (DSD’10). 587--594. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Bar-El, H., Choukri, H., Naccache, D., Tunstall, M., and Whelan, C. 2006. The sorcerer’s apprentice guide to fault attacks. Proc. IEEE 94, 2, 370--382.Google ScholarGoogle Scholar
  7. Baraza, J., Gracia, J., Gil, D., and Gil, P. 2006. Improvement of fault injection techniques based on VHDL code modification. In Proceedings of the IEEE 10th International High-Level Design Validation and Test Workshop. IEEE, 19--26. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Baraza, J. C., Gracia, J., Gil, D., and Gil, P. J. 2002. A prototype of a vhdl-based fault injection tool: Description and application. J. Syst. Archit. 47, 10, 847--867. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Benini, L., Macii, A., Macii, E., Omerbegovic, E., Pro, F., and Poncino, M. 2003. Energy-Aware design techniques for differential power analysis protection. In Proceedings of the 40th Annual Design Automation Conference (DAC’03). ACM Press, New York, 36--41. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Bhattacharjee, A., Contreras, G., and Martonosi, M. 2008. Full-System chip multiprocessor power evaluations using fpga-based emulation. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’08). Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Brier, E., Clavier, C., and Olivier, F. 2004. Correlation power analysis with a leakage model. Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’04). Lecture Notes in Computer Science, vol. 3156, Springer, 135--152.Google ScholarGoogle Scholar
  12. Bucci, M., Luzzi, R., Menichelli, F., Menicocci, R., Olivieri, M., and Trifiletti, A. 2007. Testing power-analysis attack susceptibility in register-transfer level designs. Inf. Secur. 1, 3, 128--133.Google ScholarGoogle ScholarCross RefCross Ref
  13. Civera, P., Macchiarulo, L., Rebaudengo, M., Reorda, M., and Violante, M. 2002. Exploiting circuit emulation for fast hardness evaluation. IEEE Trans. Nucl. Sci. 48, 6, 2210--2216.Google ScholarGoogle ScholarCross RefCross Ref
  14. Coburn, J., Ravi, S., and Raghunathan, A. 2005. Power emulation: A new paradigm for power estimation. In Proceedings of the Design Automation Conference (DAC’05). 700--705. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Daveau, J., Blampey, A., Gasiot, G., Bulone, J., and Roche, P. 2009. An industrial fault injection platform for soft-error dependability analysis and hardening of complex system-on-a-chip. In Proceedings of the 20th IEEE International Reliability Physics Symposium. IEEE, 212--220.Google ScholarGoogle Scholar
  16. den Hartog, J. and de Vink, E. 2005. Virtual analysis and reduction of side-channel vulnerabilities of smartcards. In Formal Aspects in Security and Trust. Springer, 85--98.Google ScholarGoogle Scholar
  17. Genser, A., Bachmann, C., Haid, J., Steger, C., and Weiss, R. 2009. An emulation-based real-time power profiling unit for embedded software. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS’09). 67--73. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Ghodrat, M., Lahiri, K., and Raghunathan, A. 2007. Accelerating system-on-chip power analysis using hybrid power estimation. In Proceedings of the 44th ACM/IEEE Design Automation Conference (DAC’07). 883--886. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Grinschgl, J., Krieg, A., Steger, C., Weiss, R., Bock, H., and Haid, J. 2011a. Automatic saboteur placement for emulation-based multi-bit fault injection. In Proceedings of the 6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC’11). 1--8.Google ScholarGoogle Scholar
  20. Grinschgl, J., Krieg, A., Steger, C., Weiss, R., Bock, H., and Haid, J. 2011b. Modular fault injector for multiple fault dependability and security evaluations. In Proceedings of the 14th Euromicro Conference on Digital System Design (DSD’11). IEEE, 550--557. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Gunneflo, U., Karlsson, J., and Torin, J. 2002. Evaluation of error detection schemes using fault injection by heavy-ion radiation. In Proceedings of the 19th International Symposium on Fault-Tolerant Computing (FTCS’02) Digest of Papers. IEEE, 340--347.Google ScholarGoogle Scholar
  22. Jenn, E., Arlat, J., Rimen, M., Ohlsson, J., and Karlsson, J. 1994. Fault injection into vhdl models: The mefisto tool. In Proceedings of the 24th International Symposium on Fault-Tolerant Computing (FTCS’94) Digest of Papers. IEEE, 66--75.Google ScholarGoogle Scholar
  23. Jenn, E., Arlat, J., Rimén, M., Ohlsson, J., and Karlsson, J. 2002. Fault injection into VHDL models: The MEFISTO tool. In Proceedings of the 24th International Symposium on Fault-Tolerant Computing (FTCS’02) Digest of Papers. IEEE, 66--75.Google ScholarGoogle Scholar
  24. Kafka, L. 2008. Analysis of applicability of partial runtime reconfiguration in fault emulator in Xilinx fpgas. In Proceedings of the 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems (DDECS’08). IEEE, 1--4. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Kocher, P., Jaffe, J., and Jun, B. 1999. Differential power analysis. In Proceedings of the Annual Cryptology Conference (CRYPTO’99). Springer. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Krieg, A., Bachmann, C., Grinschgl, J., Steger, C., and Weiss, R. 2011a. Accelerating early design phase differential power analysis using power emulation techniques. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’11). 81--86.Google ScholarGoogle Scholar
  27. Krieg, A., Grinschgl, J., Steger, C., Weiss, R., Bock, H., and Haid, J. 2011b. Run-time FPGA health monitoring using power emulation techniques. In Proceedings of the 54th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS’11). IEEE, 1--4.Google ScholarGoogle Scholar
  28. Krieg, A., Grinschgl, J., Steger, C., Weiss, R., and Haid, J. 2011c. A side channel attack countermeasure using system-on-chip power profile scrambling. In Proceedings of the 17th International IEEE Online Testing Symposium (IOLTS’11). IEEE, 222--227. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Leveugle, R. 2002. Fault injection in vhdl descriptions and emulation. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE, 414--419. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Leveugle, R. 2007. Early analysis of fault-based attack effects in secure circuits. IEEE Trans. Comput. 56, 10, 1431--1434. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Leveugle, R. and Hadjiat, K. 2003. Multi-level fault injections in vhdl descriptions: Alternative approaches and experiments. J. Electron. Test. 19, 5, 559--575. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. Li, H., Markettos, A., and Moore, S. 2005. Security evaluation against electromagnetic analysis at design time. In Proceedings of the 10th International High-Level Design Validation and Test Workshop. 211--218. Google ScholarGoogle ScholarDigital LibraryDigital Library
  33. Lopez-Ongil, C., Garcia-Valderas, M., Portela-Garcia, M., and Entrena, L. 2007. Autonomous fault emulation: A new fpga-based acceleration system for hardness evaluation. IEEE Trans. Nucl. Sci. 54, 1, 252.Google ScholarGoogle ScholarCross RefCross Ref
  34. Mangard, S., Oswald, E., and Popp, T. 2007. Power Analysis Attacks: Revealing the Secrets of Smart Cards. Springer. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. OpenCores. 2011. Aes_crypto_core. http://opencores.net/project,aes_crypto_core.Google ScholarGoogle Scholar
  36. Pohl, C., Paiz, C., and Porrmann, M. 2009. vMAGIC: Automatic code generation for vhdl. J. Reconfig. Comput. 2009.Google ScholarGoogle Scholar
  37. Ravi, S., Raghunathan, A., Kocher, P., and Hattangady, S. 2004. Security in embedded systems: Design challenges. ACM Trans. Embed. Comput. Syst. 3, 3, 461--491. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Regazzoni, F., Badel, S., Eisenbarth, T., Grossschaedl, J., Poschmann, A., Toprak, Z., Macchetti, M., Pozzi, L., Paar, C., Leblebici, Y., and Ienne, P. 2007. A Simulation-based methodology for evaluating the dpa-resistance of cryptographic functional units with application to cmos and mcml technologies. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS’07). 209--214.Google ScholarGoogle Scholar
  39. Regazzoni, F., Cevrero, A., Standaert, F.-X., Badel, S., Kluter, T., Brisk, P., Leblebici, Y., and Ienne, P. 2009. A design flow and evaluation framework for dpa-resistant instruction set extensions. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’09). Springer, 205--219. Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. Roche, T., Lomné, V., and Khalfallah, K. 2011. Combined fault and side-channel attack on protected implementations of aes. Smart Card Res. Adv. Appl., 65--83. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. Rothbart, K., Neffe, U., Steger, C., Weiss, R., Rieger, E., and Muehlberger, A. 2004. High level fault injection for attack simulation in smart cards. In Proceedings of the 13th Asian Test Symposium. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. Schaumont, P. and Tiri, K. 2007. Masking and dual-rail logic don’t add up. In Proceedings of the Workshop on Cryptographic Hardware and Embedded Systems (CHES’07). 95--106. Google ScholarGoogle ScholarDigital LibraryDigital Library
  43. Schmidt, J., Hutter, M., and Plos, T. 2009. Optical fault attacks on AES: A threat in violet. In Proceedings of the IEEE Workshop on Fault Diagnosis and Tolerance in Cryptography. IEEE, 13--22. Google ScholarGoogle ScholarDigital LibraryDigital Library
  44. Segall, Z., Vrsalovic, D., Siewiorek, D., Yaskin, D., Kownacki, J., Barton, J., Dancey, R., Robinson, A., and Lin, T. 2002. Fiat-fault injection based automated testing environment. In Proceedings of the 18th International Symposium on Fault-Tolerant Computing (FTCS’02) Digest of Papers. IEEE, 102--107.Google ScholarGoogle Scholar
  45. Shumov, D. and Montgomery, P. L. 2010. Side channel leakage profiling in software. In Proceedings of the International Workshop on Constructive Side-Channel Analysis ans Secure Design (COSADE’10).Google ScholarGoogle Scholar
  46. Takahashi, J., Fukunaga, T., and Yamakoshi, K. 2007. DFA mechanism on the aes key schedule. In Proceedings of the Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC’07). 62--74. Google ScholarGoogle ScholarDigital LibraryDigital Library
  47. Thuillet, C., Andouard, P., and Ly, O. 2009. A smart card power analysis simulator. In Proceedings of the International Conference on Computational Science and Engineering (CSE’09). 847--852. Google ScholarGoogle ScholarDigital LibraryDigital Library
  48. Tsai, T., Hsueh, M., Zhao, H., Kalbarczyk, Z., and Iyer, R. 2002. Stress-Based and path-based fault injection. IEEE Trans. Comput. 48, 11, 1183--1201. Google ScholarGoogle ScholarDigital LibraryDigital Library
  49. Valderas, M., Garcia, M., Cardenal, R., Ongil, L., and Entrena, L. 2007. Advanced simulation and emulation techniques for fault injection. In Proceedings of the IEEE International Symposium on Industrial Electronics (ISIE’07). IEEE, 3339--3344.Google ScholarGoogle Scholar
  50. Zheng, H., Fan, L., and Yue, S. 2008. FITVS: A fpga-based emulation tool for high-efficiency hardness evaluation. In Proceedings of the International Symposium on Parallel and Distributed Processing with Applications (ISPA’08). IEEE, 525--531. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. POWER-MODES: POWer-EmulatoR- and MOdel-Based DEpendability and Security Evaluations

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!