Abstract
Power is an important issue limiting the applicability of Field Programmable Gate Arrays (FPGAs) since it is considered to be up to one order of magnitude higher than in ASICs. Recently, dynamic reconfiguration in FPGAs has emerged as a viable technique able to achieve power and cost reductions by time-multiplexing the required functionality at runtime. In this article, the applicability of Adaptive Voltage Scaling (AVS) to FPGAs is considered together with dynamic reconfiguration of logic and clock management resources to further improve the power profile of these devices. AVS is a popular power-saving technique in ASICs that enables a device to regulate its own voltage and frequency based on workload, fabrication, and operating conditions. The resulting processing platform exploits the available application-dependent timing margins to achieve a power reduction up to 85% operating at 0.58 volts compared with operating at a nominal voltage of 1 volt. The results also show that the energy requirements at 0.58 volts are aproximately five times lower compared with nominal voltage and this can be explained by the approximate cubic relation of static energy with voltage and the fact that the static component dominates power consumption in the considered FPGA devices.
- Altera. 2010. Increasing design functionality with partial and dynamic reconfiguration in 28-nm fpgas. http://www.altera.com/literature/wp/wp-01137-stxv-dynamic-partial-reconfig.pdf.Google Scholar
- Anderson, J. H., Najm, F. N., and Tuan, T. 2004. Active leakage power optimization for fpgas. In Proceedings of the ACM SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA’04). ACM Press, New York, 33--41. Google Scholar
Digital Library
- Calhoun, B., Honore, F., and Chandrakasan, A. 2003. Design methodology for fine-grained leakage control in mtcmos. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’03). 104--109. Google Scholar
Digital Library
- Chow, C., Tsui, L., Leong, P., Luk, W., and Wilton, S. 2005. Dynamic voltage scaling for commercial fpgas. In Proceedings of the IEEE International Conference on Field Programmable Technology. 173--180.Google Scholar
- Dhar, S. and Mortensen, G. 2005. Closed-Loop adaptive supply voltage scaling controller for low-power embedded processors. In Proceedings of the IEEE Technical, Professional and Student Development Workshop. 6--11.Google Scholar
- Dye, D. 2011. Partial reconfiguration of virtex fpgas in ise12. http://www.xilinx.com/support/documentation/white_papers/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf.Google Scholar
- Gaisler, A. 2010a. Grlib ip core user’s manual. http://www.gaisler.com/products/grlib/grip.pdf.Google Scholar
- Gaisler, A. 2010b. Grlib ip library user’s manual. http://gaisler.com/products/grlib/grip.pdf.Google Scholar
- Gayasen, A., Tsai, Y., Vijaykrishnan, N., Kandemir, M., Irwin, M. J., and Tuan, T. 2004. Reducing leakage energy in fpgas using region-constrained placement. In Proceedings of the ACM SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA’04). ACM Press, New York, 51--58. Google Scholar
Digital Library
- George, V., Zhang, H., and Rabaey, J. 1999. The design of a low energy fpga. In Proceedings of the International Symposium on Low Power Electronics and Design (ISPLED’99). 188--193. Google Scholar
Digital Library
- Hsu, C.-H. and Kremer, U. 2003. The design, implementation, and evaluation of a compiler algorithm for cpu energy reduction. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI’03). ACM Press, New York, 38--48. Google Scholar
Digital Library
- Iyer, A. and Marculescu, D. 2002. Power and performance evaluation of globally asynchronous locally synchronous processors. In Proceedings of the 29th Annual International Symposium on Computer Architecture. 158--168. Google Scholar
Digital Library
- Klein, P. A. M. and Philofsky, B. 2008. Virtex-5 fpga system power design considerations. http://www.xilinx.com/support/documentation/white_papers/wp285.pdf.Google Scholar
- Kuon, I. and Rose, J. 2007. Measuring the gap between fpgas and asics. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. 26, 2, 203--215. Google Scholar
Digital Library
- Lamoureux, J. and Wilton, S. 2003. On the interaction between power-aware fpga cad algorithms. In Proceedings of the International Conference on Computer Aided Design (ICCAD’03). 701--708. Google Scholar
Digital Library
- Lamoureux, J. and Wilton, S. 2007. Clock-Aware placement for fpgas. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 124--131.Google Scholar
- Li, F., Lin, Y., and He, L. 2004a. Fpga power reduction using configurable dual-vdd. In Proceedings of the 41st Design Automation Conference (DAC’04). 735--740. Google Scholar
Digital Library
- Li, F., Lin, Y., and He, L. 2004b. Vdd programmability to reduce fpga interconnect power. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design (ICCAD’04). 760--765. Google Scholar
Digital Library
- Li, F., Lin, Y., He, L., and Cong, J. 2004c. Low-Power fpga using pre-defined dual-vdd/dual-vt fabrics. In Proceedings of the ACM SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA’04). ACM Press, New York, 42--50. Google Scholar
Digital Library
- Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-Time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’09). 498--502.Google Scholar
- McDonald, E. 2008. Runtime fpga partial reconfiguration. In Proceedings of the IEEE Aerospace Conference. 1--7.Google Scholar
Cross Ref
- Nabina, A. and Nunez-Yanez, J. L. 2010. Dynamic reconfiguration optimisation with streaming data decompression. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’10). IEEE Computer Society, 602--607. Google Scholar
Digital Library
- Nunez-Yanez, J., Chouliaras, V., and Gaisler, J. 2007. Dynamic voltage scaling in a fpga-based system-on-chip. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’07). 459--462.Google Scholar
- Nunez-Yanez, J., Hung, E., and Chouliaras, V. 2008. A configurable and programmable motion estimation processor for the h.264 video codec. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’08). 149--154.Google Scholar
- Rahman, A. and Polavarapuv, V. 2004. Evaluation of low-leakage design techniques for field programmable gate arrays. In Proceedings of the ACM SIGDA 12th International Symposium on Field Programmable Gate Arrays (FPGA’04). ACM Press, New York, 23--30. Google Scholar
Digital Library
- Rahman, A., Das, S., Tuan, T., and Rahut, A. 2005. Heterogeneous routing architecture for low-power fpga fabric. In Proceedings of the IEEE Custom Integrated Circuits Conference. 183--186.Google Scholar
- Ryan, J. and Calhoun, B. 2010. A sub-threshold fpga with low-swing dual-vdd interconnect in 90nm cmos. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC’10). IEEE 1--4.Google Scholar
- Talpes, E. and Marculescu, D. 2005. Toward a multiple clock/voltage island design style for power-aware processors. IEEE Trans. VLSI Syst. 13, 591--603. Google Scholar
Digital Library
- Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced cpu energy. In Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation (OSDI’94). Google Scholar
Digital Library
- Xilinx. 2010a. Virtex-5 fpga data sheet: Dc and switching characteristics. http://www.xilinx.com/support/documentation/data_sheets/ds202.pdf.Google Scholar
- Xilinx. 2010b. Virtex-5 fpga user guide. http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.Google Scholar
Index Terms
Adaptive Voltage Scaling in a Dynamically Reconfigurable FPGA-Based Platform
Recommendations
Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures
Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
A 16-context Optically Reconfigurable Gate Array
ASAP '09: Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and ProcessorsDemand for fast dynamic reconfiguration has increased since dynamic reconfiguration can accelerate the performance of processors. Dynamic reconfiguration has two important prerequisites: fast reconfiguration and numerous reconfiguration contexts. ...
Towards 5ps resolution TDC on a dynamically reconfigurable FPGA (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysThis paper presents the implementation of a high resolution time-to-digital converter (TDC) on a dynamically reconfigurable FPGA. The TDC architecture is based on the Vernier method using two ring oscillators with slightly different frequencies. The ...






Comments