Abstract
Traditionally, hardware circuits are realized according to techniques that follow the classical phases of design and testing. A completely new approach in the creation of hardware circuits has been proposed---the Evolvable Hardware (EHW) paradigm, which bases the circuit synthesis on a goal-oriented evolutionary process inspired by biological evolution in Nature.
FPGA-based approaches have emerged as the main architectural solution to implement EHW systems. Various EHW systems have been proposed by researchers but most of them, being based on outdated chips, do not take advantage of the interesting features introduced in newer FPGAs. This article describes a project named Hardware Evolution over Reconfigurable Architectures (HERA), which aims at creating a complete and performance-oriented framework for the evolution of digital circuits, leveraging the reconfiguration technology available in FPGAs. The project is described from its birth to its current state, presenting its evolutionary technique tailored for FPGA-based circuits and the most recent enhancements to improve the scalability with respect to problem size. The developed EHW system outperforms the state of the art, proving its effectiveness in evolving both standard benchmarks and more complex real-world applications.
Supplemental Material
Available for Download
The proof is given in an electronic appendix, available online in the ACM Digital Library.
- Bartolini, D., Cancare, F., Carminati, M., and Sciuto, D. 2011. Hera: Hardware evolution over reconfigurable architectures. In Proceedings of the 1st International Workshop on Computing in Heterogeneous, Autonomous ‘N’ Goal-Oriented Environments (CHANGE). 1--8. Google Scholar
Digital Library
- Cancare, F., Castagna, M., Renesto, M., and Sciuto, D. 2010a. A highly parallel FPGA-based evolvable hardware architecture. Advances Para. Comput. 19. 608--615.Google Scholar
- Cancare, F., Santambrogio, M., and Sciuto, D. 2010b. A direct bitstream manipulation approach for Virtex4-based evolvable systems. In Proceedings of the IEEE International Symposium on Circuits and Systems. 853--856.Google Scholar
- Claus, C., Ahmed, R., Altenried, F., and Stechele, W. 2010. Towards rapid dynamic partial reconfiguration in video-based driver assistance systems. In Reconfigurable Computing: Architectures, Tools and Applications, Vol. 5992, Springer, Berlin, 55--67. Google Scholar
Digital Library
- Compton, K. and Hauck, S. 2002. Reconfigurable computing: A survey of systems and software. ACM Comput. Surv. 34, 171--210. Google Scholar
Digital Library
- Czerniak, J. and Zarzycki, H. 2002. Application of rough sets in the presumptive diagnosis of urinary system diseases. In Proceedings of the 9th International Conference on Artifical Inteligence and Security in Computing Systems. 41--51. Google Scholar
Digital Library
- de Garis, H. 1993. Evolvable hardware genetic programming of a Darwin machine. In Artificial Neural Nets and Genetic Algorithms, Springer Verlag, 441--449.Google Scholar
- Fogel, D. B. 2006. Evolutionary Computation: Toward a New Philosophy of Machine Intelligence. Wiley-IEEE Press. Google Scholar
Digital Library
- Frank, A. and Asuncion, A. 2011. UCI machine learning repository. www.ics.uci.edu/~mlearn/.Google Scholar
- Glette, K., Torresen, J., and Hovin, M. 2009. Intermediate level FPGA reconfiguration for an online EHW pattern recognition system. In Proceedings of the 4th NASA/ESA Conference on Adaptive Hardware and Systems(HAS). 19--26. Google Scholar
Digital Library
- Glette, K., Torresen, J., Yasunaga, M., and Yamaguchi, Y. 2006. On-chip evolution using a soft processor core applied to image recognition. In Proceedings of the 1st NASA/ESA Conference on Adaptive Hardware and Systems (HAS). 373--380. Google Scholar
Digital Library
- Goldberg, D. E. 1989. Genetic Algorithms in Search, Optimization and Machine Learning 1st Ed. Addison-Wesley Longman Publishing Co., Inc., Boston, MA. Google Scholar
Digital Library
- Gordon, T. and Bentley, P. 2005. Development brings scalability to hardware evolution. In Proceedings of the 7th NASA/DoD Conference on Evolvable Hardware. 272--279. Google Scholar
Digital Library
- Greenwood, G. W. and Tyrrell, A. M. 2006. Introduction to Evolvable Hardware: A Practical Guide for Designing Self-Adaptive Systems. Wiley-IEEE Press. Google Scholar
Digital Library
- Higuchi, T., Niwa, T., Tanaka, T., Iba, H., De Garis, H., and Furuya, T. 1993. Evolving hardware with genetic learning: A first step towards building a Darwin machine. In Proceedings of the 2nd International Conference on From Animals to Animats. 417--424. Google Scholar
Digital Library
- Hollingworth, G., Smith, S., and Tyrrell, A. 2000. Safe intrinsic evolution of Virtex devices. In Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware. 195--202. Google Scholar
Digital Library
- Hsiung, P.-A., Santambrogio, M. D., and Huang, C.-H. 2009. Reconfigurable System Design and Verification. CRC Press, Inc. Google Scholar
Digital Library
- Hübner, M. and Becker, J. 2006. Exploiting dynamic and partial reconfiguration for FPGAs: Toolflow, architecture and system integration. In Proceedings of the 19th annual Symposium on Integrated Circuits and Systems Design. 1--4. Google Scholar
Digital Library
- Huelsbergen, L., Rietman, E., and Slous, R. 1999. Evolving oscillators in Silico. IEEE Trans. Evol. Comput. 3, 3, 197--204. Google Scholar
Digital Library
- Irfan, M., Habib, Q., Hassan, G., Yahya, K., and Hayat, S. 2010. Combinational digital circuit synthesis using Cartesian genetic programming from a NAND gate template. In Proceedings of the 6th International Conference on Emerging Technologies. 343--347.Google Scholar
- Kalganova, T. 2000. Bidirectional incremental evolution in extrinsic evolvable hardware. In Proceedings of the 2nd NASA/DoD Workshop on Evolvable Hardware. 65--74. Google Scholar
Digital Library
- Kalganova, T. and Miller, J. 1999. Evolving more efficient digital circuits by allowing circuit layout Evolution and Multi-objective Fitness. In Proceedings of the 1st NASA/DoD Workshop on Evolvable Hardware. 54--63. Google Scholar
Digital Library
- Lambert, C., Kalganova, T., and Stomeo, E. 2009. FPGA-based systems for evolvable hardware. Intern. J. Elect. Comput. Syst. Eng. 3, 1, 62--68.Google Scholar
- Layzell, P. 1998. The ‘Evolvable Motherboard’. A test pfor the research of intrinsic hardware evolution. Cognitive Science Research Paper 479.Google Scholar
- Levi, D. and Guccione, S. A. 1999. GeneticFPGA: Evolving stable circuits on mainstream FPGA devices. In Proceedings of the 1st NASA/DoD Workshop on Evolvable Hardware. 12--17. Google Scholar
Digital Library
- Li, J., Dong, G., Ramamohanarao, K., and Wong, L. 2004. DeEPs: A new instance-based lazy discovery and classification system. Mach. Learn. 54, 99--124. Google Scholar
Digital Library
- Liu, M., Kuehn, W., Lu, Z., and Jantsch, A. 2009. Run-time partial reconfiguration speed investigation and architectural design space exploration. In Proceedings of the 19th Field Programmable Logic and Applications Conference. 498--502.Google Scholar
- Micheli, G. D. 1994. Synthesis and Optimization of Digital Circuits, 1st Ed. McGraw-Hill Higher Education. Google Scholar
Digital Library
- Miller, J. F., Kalganova, T., Job, D., and Lipnitskaya, N. 2002. The Genetic Algorithm as a Discovery Engine: Strange Circuits and New Principles. Morgan Kaufmann Publishers Inc., 443--466.Google Scholar
- Miller, J. F. and Thomson, P. 1998. Aspects of digital evolution: Evolvability and architecture. In Proceedings of the 5th International Conference on Parallel Problem Solving from Nature. 927--936. Google Scholar
Digital Library
- Montone, A., Santambrogio, M. D., Sciuto, D., and Memik, S. O. 2010. Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Trans. Reconfigur. Technol. Syst. 3, 24, 1--34. Google Scholar
Digital Library
- Olukotun, K. and Hammond, L. 2005. The future of microprocessors. Queue 3, 26--29. Google Scholar
Digital Library
- Oreifej, R., Al-Haddad, R., Tan, H., and Demara, R. 2007. Layered approach to intrinsic evolvable hardware using direct bitstream manipulation of Virtex II Pro devices. In Proceedings of the 17th International Conference on Field Programmable Logic and Applications. 299--304.Google Scholar
- Oza, N. C. and Russell, S. 2001. Experimental comparisons of online and batch versions of bagging and boosting. In Proceedings of the 7th International Conference on Knowledge Discovery and Data Mining. 359--364. Google Scholar
Digital Library
- Papadimitriou, K., Anyfantis, A., and Dollas, A. 2010. An effective framework to evaluate dynamic partial reconfiguration in FPGA systems. IEEE Trans. Instrum. Meas. 59, 6, 1642--1651.Google Scholar
Cross Ref
- Patterson, C. and Guccione, S. A. 2001. JBits design abstractions. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines. 251--252. Google Scholar
Digital Library
- Porter, R. B. and Bergmann, N. W. 1998. Evolving FPGA based cellular automata. In Proceedings of the 2nd Asia-Pacific Conference on Simulated Evolution and Learning. 114--121. Google Scholar
Digital Library
- Schuck, C., Kuhnle, M., Hubner, M., and Becker, J. 2008. A framework for dynamic 2D placement on FPGAs. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing. 1--7.Google Scholar
- Sekanina, L. 2007. Evolutionary functional recovery in virtual reconfigurable circuits. J. Emerg. Technol. Comput. Syst. 3, 2. Article 8. Google Scholar
Digital Library
- Sekanina, L. and Friedl, S. 2004. An evolvable combinational unit for FPGAs. Comput. Inform. 23, 5, 461--486.Google Scholar
- Simen Gimle Hansen, D. K. and Torresen, J. 2011. High speed partial run time reconfiguration using enhanced ICAP hard macro. In Proceedings of the 25th International Parallel and Distributed Processing Symposium. 169--175.Google Scholar
- Stomeo, E., Kalganova, T., and Lambert, C. 2006. Generalized disjunction decomposition for evolvable hardware. IEEE Trans. Syst., Man, Cybern. B, Cybern. 36, 5, 1024--1043. Google Scholar
Digital Library
- Terry, M. A., Marcus, J., Farrell, M., Aggarwal, V., and O’Reilly, U.-M. 2006. GRACE: Generative robust analog circuit exploration. In Proceedings of the EvoWorkshops, Vol. 3907, 332--343. Google Scholar
Digital Library
- Thompson, A. 1996. An evolved circuit, intrinsic in silicon, entwined with physics. In Proceedings of the 1st International Conference on Evolvable Systems: From Biology to Hardware. 390--405. Google Scholar
Digital Library
- Thompson, A. 1998. On the automatic design of robust electronics through artificial evolution. In Proceedings of the 2nd International Conference on Evolvable Systems: From Biology to Hardware. 13--24. Google Scholar
Digital Library
- Thompson, A., Layzell, P., and Zebulum, R. 1999. Explorations in design space: Unconventional electronics design through artificial evolution. IEEE Trans. Evol. Comput. 3, 3, 167--196. Google Scholar
Digital Library
- Torresen, J. 1999. Increased complexity evolution applied to evolvable hardware. In Proceedings of Smart Engineering System Design: Neural Networks, Fuzzy Logic, Evolutionary Programming, Data Mining, and Complex Systems. 429--436.Google Scholar
- Torresen, J. 2004. An evolvable hardware tutorial. In Proceedings of the 14th International Conference on Field Programmable Logic and Applications. 821--830.Google Scholar
Cross Ref
- Tyrrell, A., Hollingworth, G., and Smith, S. 2001. Evolutionary strategies and intrinsic fault tolerance. In Proceedings of the 3rd NASA/DoD Workshop on Evolvable Hardware. 98--106. Google Scholar
Digital Library
- Upegui, A. and Sanchez, E. 2005. Evolving hardware by dynamically reconfiguring Xilinx FPGAs. In Proceedings of the 8th International Conference on Evolvable Systems: From Biology to Hardware. Vol. 3637, 56--65. Google Scholar
Digital Library
- Upegui, A. and Sanchez, E. 2006. Evolving hardware with self-reconfigurable connectivity in Xilinx FPGAs. In Proceedings of the 1st NASA/ESA Conference on Adaptive Hardware and Systems. 153--162. Google Scholar
Digital Library
- Upegui, A. and Sanchez, E. 2008. Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation. Morgan Kaufmann, Chapter Evolvable FPGAs, 725--752.Google Scholar
- Upegui, A., Thoma, Y., Sanchez, E., Perez-Uribe, A., Moreno, J. M., and Madrenas, J. 2007. The Perplexus bio-inspired reconfigurable circuit. In Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems. 600--605. Google Scholar
Digital Library
- Vasicek, Z., Bidlo, M., Sekanina, L., and Glette, K. 2011. Evolutionary design of efficient and robust switching image filters. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems (AHS). 192--199.Google Scholar
- Vasicek, Z. and Sekanina, L. 2007. Evaluation of a new platform for image filter evolution. In Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems. 577--586. Google Scholar
Digital Library
- Vasicek, Z., Sekanina, L., and Bidlo, M. 2010. A Method for Design of Impulse Bursts Noise Filters Optimized for FPGA Implementations. In Proceedings of Design, Automation Test in Europe Conference Exhibition. 1731--1736. Google Scholar
Digital Library
- Vernekar, D. B., Malhotra, G., and Colaco, V. 2010. Reconfigurable FPGA using genetic algorithm. In Proceedings of the International Conference and Workshop on Emerging Trends in Technology. 493--497. Google Scholar
Digital Library
- Wang, J., Piao, C. H., and Lee, C. H. 2007. Implementing multi-VRC cores to evolve combinational logic circuits in parallel. In Proceedings of the 7th International Conference on Evolvable Systems: From Biology to Hardware. 23--34. Google Scholar
Digital Library
- Williams, J. and Bergmann, N. 2004. Embedded linux as a platform for dynamically self-reconfiguring systems-on-chip. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. 163--169.Google Scholar
- Xilinx Inc. 2006a. ML403 Evaluation Platform User Guide. Xilinx Inc.Google Scholar
- Xilinx Inc. 2006b. OPB HWICAP (v1.00.b) User Guide. Xilinx Inc.Google Scholar
- Xilinx Inc. 2007. Virtex-5 User Guide. Xilinx Inc.Google Scholar
- Xilinx Inc. 2008. Virtex-4 User Guide. Xilinx Inc.Google Scholar
- Xilinx Inc. 2009. Virtex-4 Configuration User Guide. Xilinx Inc.Google Scholar
- Xilinx Inc. 2011. LogiCORE IP XPS HWICAP. Xilinx Inc.Google Scholar
- Yao, X. and Higuchi, T. 1999. Promises and challenges of evolvable hardware. IEEE Trans. Syst., Man, Cybern., C. Appl. Rev. 29, 1, 87--97. Google Scholar
Digital Library
- Yasunaga, M., Yoshihara, I., and Kim, J. H. 2003. Gene finding using evolvable reasoning hardware. In Proceedings of the 5th International Conference on Evolvable Systems: from Biology to Hardware. 198--207. Google Scholar
Digital Library
- Zebulum, R. S., Mojarradi, M., Stoica, A., Keymeulen, D., and Daud, T. 2007. Self-reconfigurable analog arrays: Off-the shelf adaptive electronics for space applications. In Proceedings of the 2nd NASA/ESA Conference on Adaptive Hardware and Systems (AHS). 529--536. Google Scholar
Digital Library
Index Terms
On the Evolution of Hardware Circuits via Reconfigurable Architectures
Recommendations
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems
ISMVL '00: Proceedings of the 30th IEEE International Symposium on Multiple-Valued LogicEvolvable Hardware (EHW) refers to HW design and self-reconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, comments on selected applications, and presents a perspective on the development of ...
Accelerating the evolution of a systolic array-based evolvable hardware system
Evolvable hardware is a type of hardware that is able to adapt to different problems by going through a previous training stage which uses an evolutionary algorithm to find an optimized configuration. This configuration can be achieved through dynamic ...
Reconfigurable VLSI architectures for evolvable hardware: from experimental field programmable transistor arrays to evolution-oriented chips
Special issue on low power electronics and designEvolvable hardware (EHW) addresses on-chip adaptation and self-configuration through evolutionary algorithms. Current programmable devices, in particular the analog ones, lack evolution-oriented characteristics. This paper proposes an evolution-oriented ...






Comments