Abstract
High computational performance in multiprocessor system-on-chips (MPSoCs) is constrained by the ever-increasing power densities in integrated circuits, so that nowadays MPSoCs face various thermal issues. For instance, high chip temperatures may lead to long-term reliability concerns and short-term functional errors. Therefore, the new challenge in designing embedded real-time MPSoCs is to guarantee the final performance and correct function of the system, considering both functional and non-functional properties. One way to achieve this is by ruling out mapping alternatives that do not fulfill requirements on performance or peak temperature already in early design stages. In this article, we propose a thermal-aware optimization framework for mapping real-time applications onto MPSoC platforms. The performance and temperature of mapping candidates are evaluated by formal temporal and thermal analysis models. To this end, analysis models are automatically generated during design space exploration, based on the same specifications as used for software synthesis. The analysis models are automatically calibrated with performance data reflecting the execution of the system on the target platform. The data is automatically obtained prior to design space exploration based on a set of benchmark mappings. Case studies show that the performance and temperature requirements are often conflicting goals and optimizing them together leads to major benefits in terms of a guaranteed and predictable high performance.
- Atienza, D. et al. 2007. HW-SW emulation framework for temperature-aware design in MPSoCs. ACM Trans. Des. Autom. Electron. Syst. 12, 3, 1--26. Google Scholar
Digital Library
- Bacivarov, I., Haid, W., Huang, K., and Thiele, L. 2010. Methods and tools for mapping process networks onto multi-processor systems-on-chip. In Handbook of Signal Processing Systems, S. S. Bhattacharyya, E. F. Deprettere, R. Leupers, and J. Takala, Eds., Springer, New York, NY, 1007--1040. Google Scholar
Cross Ref
- Bartolini, A., Cacciari, M., Tilli, A., Benini, L., and Gries, M. 2010. A virtual platform environment for exploring power, thermal and reliability management control strategies in high-performance multicores. In Proceedings of the Great Lakes Symposium on VLSI (GLSVLSI). ACM, 311--316. Google Scholar
Digital Library
- Benini, L., Bertozzi, D., Bogliolo, A., Menichelli, F., and Olivieri, M. 2005. MPARM: exploring the multi-processor SOC design space with SystemC. J. VLSI Signal Process 41, 2, 169--182. Google Scholar
Digital Library
- Birkhoff, G. and Varga, R. S. 1958. Reactor criticality and nonnegative matrices. J. Soc. Ind. Appl. Math. 6, 4, 354--377. Google Scholar
Cross Ref
- Brooks, D. and Martonosi, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA). IEEE, 171--182. Google Scholar
Digital Library
- Chantem, T., Dick, R. P., and Hu, X. S. 2008. Temperature-aware scheduling and assignment for hard real-time applications on MPSoCs. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). ACM/IEEE. Google Scholar
Digital Library
- Coskun, A. K., Rosing, T. S., and Whisnant, K. 2007. Temperature aware task scheduling in MPSoCs. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). ACM/IEEE. Google Scholar
Digital Library
- Donald, J. and Martonosi, M. 2006. Techniques for multicore thermal management: classification and new exploration. In Proceedings of the International Symposium on Computer Architecture (ISCA). IEEE. Google Scholar
Digital Library
- Friedland, B. 1986. Control Systems Design: An Introduction to State-Space Methods. McGraw-Hill, New York, NY. Google Scholar
Digital Library
- Garcia del Valle, P. and Atienza, D. 2010. Emulation-based transient thermal modeling of 2D/3D systems-on-chip with active cooling. Microelectron. J. 41, 10, 1--9. Google Scholar
Digital Library
- Gupta, R. et al. 1997. The Elmore Delay as a bound for RC trees with generalized input signals. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 16, 95--104. Google Scholar
Digital Library
- Hardavellas, N., Ferdman, M., Falsafi, B., and Ailamaki, A. 2011. Toward dark silicon in servers. IEEE Micro 31, 4, 6--15. Google Scholar
Digital Library
- Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., and Ernst, R. 2005. System level performance analysis - The SymTA/S approach. IEEE Proc. Comput. Digital Techniq. 152, 2, 148--166.Google Scholar
Cross Ref
- Huang, K., Haid, W., Bacivarov, I., Keller, M., and Thiele, L. 2012. Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications. ACM Trans. Embedd. Comput. Syst. 11, 1, 8:1--8:23. Google Scholar
Digital Library
- Huang, W., Ghosh, S., Velusamy, S., Sankaranarayanan, K., Skadron, K., and Stan, M. 2006. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. VLSI Syst. 14, 5, 501--513. Google Scholar
Digital Library
- Kahle, J. A., Day, M. N., Hofstee, H. P., Johns, C. R., Maeurer, T. R., and Shippy, D. 2005. Introduction to the cell multiprocessor. IBM J. Res. Develop. 49, 4.5, 589--604. Google Scholar
Digital Library
- Kangas, T., Kukkala, P., Orsila, H., Salminen, E., Hännikäinen, M., Hämäläinen, T. D., Riihimäki, J., and Kuusilinna, K. 2006. UML-based multiprocessor SoC design framework. ACM Trans. Embedd. Comput. Syst. 5, 281--320. Google Scholar
Digital Library
- Kienhuis, B., Deprettere, E., Vissers, K., and van der Wolf, P. 1997. An approach for quantitative analysis of application-specific dataflow architectures. In Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors (ASAP). IEEE, 338--349. Google Scholar
Digital Library
- Krum, A. 2000. Thermal management. In The CRC Handbook of Thermal Engineering, F. Kreith, Ed., CRC Press, Boca Raton, FL, 1--92.Google Scholar
- Kumar, A., Shang, L., Peh, L., and Jha, N. 2006. HybDTM: A coordinated hardware-software approach for dynamic thermal management. In Proceedings of the Design Automation Conference (DAC). ACM, San Francisco, 548--553. Google Scholar
Digital Library
- Künzli, S., Hamann, A., Ernst, R., and Thiele, L. 2007. Combined approach to system level performance analysis of embedded systems. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). ACM. Google Scholar
Digital Library
- Le Boudec, J.-Y. and Thiran, P. 2001. Network calculus: A theory of deterministic queuing systems for the internet. Lecture Notes In Computer Science, vol. 2050, Springer, Berlin. Google Scholar
Digital Library
- Lee, E. and Messerschmitt, D. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245. Google Scholar
Cross Ref
- Liu, Y. et al. 2007. Accurate temperature-dependent integrated circuit leakage power estimation is easy. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). ACM/IEEE. Google Scholar
Digital Library
- Loh, G. H. 2008. 3D-stacked memory architectures for multi-core processors. In Proceedings of the International Symposium on Computer Architecture (ISCA). IEEE, 453--464. Google Scholar
Digital Library
- Maeda, H., Kodama, S., and Kajiya, F. 1977. Compartmental system analysis: Realization of a class of linear systems with physical constraints. IEEE Trans. Circuits Syst. 24, 1, 8--14.Google Scholar
Cross Ref
- Paolucci, P. S., Jerraya, A. A., Leupers, R., Thiele, L., and Vicini, P. 2006. SHAPES:: A tiled scalable software hardware architecture platform for embedded systems. In Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS). ACM, 167--172. Google Scholar
Digital Library
- Pimentel, A. 2008. The Artemis Workbench for system-level performance evaluation of embedded systems. Int. J. Embed. Syst. 3, 3, 181--196. Google Scholar
Cross Ref
- Rai, D., Yang, H., Bacivarov, I., Chen, J.-J., and Thiele, L. 2011. Worst-case temperature analysis for real-time systems. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). ACM/IEEE. Google Scholar
Cross Ref
- Schor, L., Bacivarov, I., Yang, H., and Thiele, L. 2012. Worst-case temperature guarantees for real-time applications on multi-core systems. In Proceedings of the IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). IEEE. Google Scholar
Digital Library
- Skadron, K., Stan, M. R., Sankaranarayanan, K., Huang, W., Velusamy, S., and Tarjan, D. 2004. Temperature-Aware Microarchitecture: Modeling and Implementation. ACM Trans. Architec. Code Optim. 1, 1, 94--125. Google Scholar
Digital Library
- Sridhar, M., Raj, A., Vincenzi, A., Ruggiero, M., Brunschwiler, T., and Atienza Alonso, D. 2010. 3D-ICE: Fast compact transient thermal modeling for 3D-ICs with inter-tier liquid cooling. In Proceedings of the International Conference on Computer-Aided Design (ICCAD). ACM/IEEE, 463--470. Google Scholar
Digital Library
- Thiele, L., Bacivarov, I., Haid, W., and Huang, K. 2007. Mapping applications to tiled multiprocessor embedded systems. In Proceedings of the International Conference on Application of Concurrency to System Design (ACSD). IEEE, 29--40. Google Scholar
Digital Library
- Thiele, L., Chakraborty, S., and Naedele, M. 2000. Real-time calculus for scheduling hard real-time systems. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS) Vol. 4., IEEE, 101--104. Google Scholar
Cross Ref
- Thiele, L., Schor, L., Yang, H., and Bacivarov, I. 2011. Thermal-aware system analysis and software synthesis for embedded multi-processors. In Proceedings of the Design Automation Conference (DAC). ACM, 268--273. Google Scholar
Digital Library
- Wandeler, E., Thiele, L., Verhoef, M., and Lieverse, P. 2006. System architecture evaluation using modular performance analysis: A case study. Int. Softw. Tools Technol. Transfer 8, 6, 649--667. Google Scholar
Digital Library
- Watanabe, Y., Davis, J. D., and Wood, D. A. 2010. WiDGET: Wisconsin decoupled grid execution tiles. In Proceedings of the International Symposium on Computer Architecture (ISCA). ACM, 2--13. Google Scholar
Digital Library
- Wilhelm, R. et al. 2008. The worst-case execution-time problem -- Overview of methods and survey of tools. ACM Trans. Embedd. Comput. Syst. 7, 1--53. Google Scholar
Digital Library
- Wu, C.-W. and Chang, C.-T. 1993. FFT butterfly network design for easy testing. IEEE Trans. Circuits Syst. II: Analog Digital Signal Proces. 40, 2, 110--115. Google Scholar
Cross Ref
- Xie, Y. and Hung, W.-l. 2006. Temperature-aware task allocation and scheduling for embedded multiprocessor systems-on-chip (MPSoC) design. J. VLSI Signal Process. 45, 3, 177--189. Google Scholar
Digital Library
- Yang, C.-Y., Chen, J.-J., Thiele, L., and Kuo, T.-W. 2010. Energy-efficient real-time task scheduling with temperature-dependent leakage. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). ACM/IEEE, Dresden, Germany, 9--14. Google Scholar
Digital Library
- Zhao, M., Childers, B. R., and Soffa, M. L. 2005. A model-based framework: An approach for profit-driven optimization. In Proceedings of the International Symposium on Code Generation and Optimization (CGO). ACM/IEEE, 317--327. Google Scholar
Digital Library
- Zhu, C., Gu, Z., Shang, L., Dick, R., and Joseph, R. 2008. Three-dimensional chip-multiprocessor run-time thermal management. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 27, 8, 1479--1492. Google Scholar
Digital Library
Index Terms
Predictability for timing and temperature in multiprocessor system-on-chip platforms
Recommendations
Predictable Worst-Case Execution Time Analysis for Multiprocessor Systems-on-Chip
DELTA '11: Proceedings of the 2011 Sixth IEEE International Symposium on Electronic Design, Test and ApplicationWorst-case execution time analysis is the fundament of real-time system design, and is therefore an area which has been subject to great scientific interest for a long time. However, traditional worst-case execution time analysis techniques assume that ...
Temperature-aware Real-Time Scheduling - Extended Abstract
QEST '11: Proceedings of the 2011 Eighth International Conference on Quantitative Evaluation of SysTemsPower density has been continuously increasing in modern processors, leading to high on-chip temperatures. A system could fail if the operating temperature exceeds a certain threshold, leading to low reliability and even chip burnout. Recently, many ...
A lightweight software-based runtime temperature monitoring model for multiprocessor embedded systems
SBCCI '16: Proceedings of the 29th Symposium on Integrated Circuits and Systems Design: Chip on the MountainsHigh-thermal variation and temperature operation can have a noteworthy impact on system performance, power consumption and reliability, which is a major and increasingly critical design metric in emerging multiprocessor embedded systems. Existing ...






Comments