skip to main content
research-article

Reliable and adaptive network-on-chip architectures for cyber physical systems

Published:21 March 2013Publication History
Skip Abstract Section

Abstract

Reliability in embedded systems is crucial for many application domains. Especially, for safety critical application, as they can be found in the automotive and avionic domain, a high reliability has to be ensured. The technology in chip production undergoes a steady shrinking process from nowadays 25 nanometers. It is proven that coming technologies, which are much smaller, can have a higher defect rate after production, but also at runtime. The physical effects at runtime come from a higher susceptibility for radiation. Since the silicon die of a field programmable gate array (FPGA) includes a high amount of physical wiring, the radiation effect plays here a major role. Therefore, this article describes an approach of a reliable Network-on-Chip (NoC) which can be used for an FPGA-based system. The article describes the concept and the physical realization of this NoC and evaluates its reliability.

References

  1. Ali, M., Welzl, M., Hessler, S., and Hellebrand, S. 2007. A Fault tolerant mechanism for handling Permanent and Transient Failures in a Network on Chip. In Proceedings of the 3rd International Conference on Information Technology: New Generations. IEEE Computer Society, Los Alamitos, CA, 1027--1032. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Baloch, S., Arslan, T., and Stoica, A. 2006. Design of a novel soft error mitigation technique for reconfigurable architectures. In Proceedings of the IEEE Aerospace Conference, 1--9. Google ScholarGoogle ScholarCross RefCross Ref
  3. Coppola, M., Locatelli, R., Maruccia, G., Pieralisi, L., and Scandurra, A. 2004. Spidergon: A novel on-chip communication network. In Proceedings of the International Symposium on System on Chip. IEEE Computer Society, Los Alamitos, CA, 15. Google ScholarGoogle ScholarCross RefCross Ref
  4. Dumitras, T., Kerner, S., and Marculescu, R. 2003. Towards on-chip fault-tolerant communication. In Proceedings of the Asia and South Pacific Design Automation Conference. ACM, New York, NY, 225--232. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Goehringer, D., Oey, O., Huebner, M., and Becker, J. 2011. Heterogeneous and runtime parameterizable star-wheels network-on-chip. In Proceedings of the 11th International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (SAMOS XI). Google ScholarGoogle ScholarCross RefCross Ref
  6. Killian, C., Tanougast, C., Dandache, A., Frihi, M., and Toumi, S. 2011. A dependable and dynamic network on chip suitable for FPGA-based reconfigurable systems. In Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC). 1--6.Google ScholarGoogle Scholar
  7. Kim, Y. B. and Kim, Y. B. 2007. Fault tolerant source routing for network-on-chip. In Proceedings of the conference on Defect and Fault-Tolerance in VLSI Systems. IEEE Computer Society, Los Alamitos, CA, 12--20. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Mavis, D. G. and Eaton, P. H. 2007. SEU and SET Modeling and Mitigation in deep-submicron technologies. In Proceedings of the 45th Annual International Reliability Physics Symposium. 293--305. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Morgan, K. S., Mcmurtrey, D. L. et. al. 2007. A comparison of TMR with alternative fault-tolerant design techniques for FPGAs, IEEE Trans. Nuclear Science 54, 6, 2065--2072. Google ScholarGoogle ScholarCross RefCross Ref
  10. Paulsson, K., Huebner, M., Jung, M., and Becker, J. 2006. Methods for run-time failure recognition and recovery in dynamic and partial reconfigurable systems based on Xilinx Virtex-II Pro FPGAs. In Proceedings of the IEEE Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06). Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Piretti, M., Link, G. M., Brooks, R. R., Vijaykrishnan, N., Kandemir, M., and Irwin, M. J. 2004. Fault tolerant algorithms for network-on-chip interconnect. In Proceedings of the IEEE Annual Symposium on VLSI. IEEE Computer Society, Los Alamitos, CA, 46--51. Google ScholarGoogle ScholarCross RefCross Ref
  12. Riemzenman, M. J. 1996. Electromigration: the time bomb in the deep-submicron ICs. IEEE Spectrum, 75--78. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Sedghi, M., Alagi, A., Koopahi, E., and Navabi, Z. 2007. An HDL-Based Platform for High Level NoC Switch Testing. In Proceedings of the 16th Asian Test Symposium. IEEE Computer Society, Los Alamitos, CA, 453--458. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Xilinx, 2001. Triple Module Redundancy Design - Techniques for Virtex FPGAs. XAPP197 (v1.0) http://www.xilinx.com.Google ScholarGoogle Scholar
  15. Xilinx, 2010. Partial Reconfiguration User Guide. UG702 (v12.1). http://www.xilinx.com.Google ScholarGoogle Scholar

Index Terms

  1. Reliable and adaptive network-on-chip architectures for cyber physical systems

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!