Abstract
The latest FPGA devices provide the headroom to implement large-scale and complex systems. A key requirement is the integration of modules from diverse sources to promote modular design and reuse. A contrary factor is that using dynamic partial reconfiguration typically requires low-level planning of the system implementation. In this article, we introduce ReShape: a high-level approach for designing reconfigurable systems by interconnecting modules, which gives a “plug and play” look and feel, is supported by tools that carry out implementation functions, and is carried through to support system reconfiguration during operation. The emphasis is on the inter-module connections and abstracting the communication patterns that are typical between modules: for example, the streaming of data, or the reading and writing of data to and from memory modules. The details of wiring and signaling are hidden from view, via metadata associated with individual modules. This setting allows system reconfiguration at the module level, both by supporting type checking of replacement modules and by managing the overall system implementation, via metadata associated with its FPGA floorplan. The methodology and tools have been implemented in a prototype targeted to a domain-specific setting---high-speed networking---and have been validated on real telecommunications design projects.
- Accellera. 2011. http://www.accellera.org/.Google Scholar
- Adya, S. N. and Markov, I. L. 2003. Fixed-outline floorplanning: Enabling hierarchical design. IEEE Trans. VLSI Syst. 11, 6, 1120--1135. Google Scholar
Digital Library
- Adya, S. N., Chaturvedi, S., Roy, J. A., Papa, D. A., and Markov, I. L. 2004. Unification of partitioning, placement and floorplanning. In Proceedings of the IEEE/ACM International conference on Computer-Aided design (ICCAD’04). 550--557. Google Scholar
Digital Library
- Arnesen, A., Rollins, N., and Wirthlin, M. 2009. Multi-layered XML schema and design tool for reusing and integrating FPGA IP. In Proceedings of the 19th International Conference on Field Programmable Logic and Applications. 472--475.Google Scholar
- Arnesen, A., Ellsworth, K., Gibelyou, D., Haroldsen, T., Havican, J., Padilla, M., Nelson, B., Rice, M., and Wirthlin, M. 2010. Increasing design productivity through core reuse, meta-data encapsulation, and synthesis. In Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL’10). 538--543. Google Scholar
Digital Library
- Attig, M. and Brebner, G. 2011. 400 Gb/s programmable packet parsing on a single FPGA. In Proceedings of the ACM/IEEE 7th Symposium on Architectures for Networking and Communications Systems (ANCS’11). 12--23. Google Scholar
Digital Library
- Banerjee, P., Sangtani, M., and Sur-Kolay, S., 2011. Floorplanning for partially reconfigurable FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30, 1, 8--17. Google Scholar
Digital Library
- Banerjee, P., Sur-Kolay, S., and Bishnu, A. 2009. Fast unified floorplan topology generation and sizing on heterogeneous FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28, 5, 651--661. Google Scholar
Digital Library
- Berman, V. 2006. Standards: the P1685 IP-XACT IP metadata standard. IEEE Des. Test Comput. 23, 4, 316--317. Google Scholar
Digital Library
- Bolchini, C., Miele, A., and Sandionigi, C. 2011. Automated resource-aware floorplanning of reconfigurable areas in partially-reconfigurable FPGA systems. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications (FPL’11). 532--538. Google Scholar
Digital Library
- Brebner, G. 1997. The swappable logic unit: A paradigm for virtual hardware. In Proceedings of the 5th IEEE Symposium on FPGA-Based Custom Computing Machines (FCCM’97). 77--86. Google Scholar
Digital Library
- Brebner, G. 2011. Live in-service modification of optical network elements implemented with Xilinx FPGAs. In National Fiber Optic Engineers Conference, OSA Technical Digest. Optical Society of America, paper no. NWC3.Google Scholar
Cross Ref
- Carver, J., Pittman, R., and Forin, A. 2009. Automatic bus macro placement for partially reconfigurable FPGA designs. In Proceedings of the 17th ACM SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA’09). 269--272. Google Scholar
Digital Library
- Cheng, L. and Wong, M. D. F. 2006. Floorplan design for multimillion gate FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25, 12, 2795--2805. Google Scholar
Digital Library
- Diessel, O. and Elgindy, H. A. 1997. Run-time compaction of FPGA designs. In Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications (FPL’97). 131--140. Google Scholar
Digital Library
- Feng, Y. and Mehta, D. 2006. Heterogeneous floorplanning for FPGAs. In Proceedings of the Conference on VLSI Design. 257--262. Google Scholar
Digital Library
- Gong, L. and Diessel, O. 2011. Modeling dynamically reconfigurable systems for simulation-based functional verification. In Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM’11). 9--16. Google Scholar
Digital Library
- Hadley, J. D. and Hutchings, B. L. 1995. Design methodologies for partially reconfigured systems. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (FCCM’95). 78--84. Google Scholar
Digital Library
- Kalte, H., Lee, G., Porrmann, M., and Rückert, U., 2004. Study on column wise design compaction for reconfigurable systems. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT’04). 413--416.Google Scholar
- Koch, D., Beckhoff, C., and Teich, J. 2008. ReCoBus-Builder a novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL’08). 119--124.Google Scholar
- Koch, D., Beckhoff, C., and Tørrison, J. 2010. Fine-grained partial runtime reconfiguration on Virtex-5 FPGAs. In Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM’10). 69--72. Google Scholar
Digital Library
- Koch, D., Beckhoff, C., and Tørrison, J. 2010. Advanced partial run-time reconfiguration on Spartan-6 FPGAs. In Proceedings of the International Conference on Field-Programmable Technology (FPT’10). 361--364.Google Scholar
- Kohler, E., Morris, R., Chen, B., Jannotti, J., and Kaashoek, M. F. 2000. The Click modular router. ACM Trans. Comput. Syst. 18, 3, 263--297. Google Scholar
Digital Library
- Kruijtzer, W., Van Der Wolf, P., De Kock, E., Stuyt, J., Ecker, W., Mayer, A., Hustin, S., Ameriijckx, C., and De Paoli, S. 2008. Industrial IP integration flows based on IP-XACT standards. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE’08). 32--37. Google Scholar
Digital Library
- Kulkarni, C., Brebner, G., and Schelle, G. 2004. Mapping a domain specific language to a platform FPGA. In Proceedings of the 41st Annual Design Automation Conference (DAC’04). 924--927. Google Scholar
Digital Library
- Lu, Y., Marconi, T., Bertels, K., and Gaydadjiev, G. 2010. A communication aware online task scheduling algorithm for FPGA-based partially reconfigurable systems. In Proceedings of the 18th IEEE International Symposium on Field--Programmable Custom Computing Machines (FCCM’10). 65--68. Google Scholar
Digital Library
- Majer, M., Teich, J., Ahmadinia, A., and Bobda, C. 2007. The Erlangen slot machine: A dynamically reconfigurable FPGA-based computer. J. VLSI Sig. Proces. Syst. 47, 1, 15--31. Google Scholar
Digital Library
- Montone, A., Santambrogio, M. D., Sciuto, D., and Memik, S. O. 2010. Placement and floorplanning in dynamically reconfigurable FPGAs. ACM Trans. Reconfig. Techn. Syst. 3, 4, Article 24, 34 pages. Google Scholar
Digital Library
- Neely, C. E., Brebner, G., and Shang, W. 2010a. Flexible and modular support for timing functions in high performance networking acceleration. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL’10). 513--518. Google Scholar
Digital Library
- Neely, C. E., Brebner, G., and Shang, W. 2010b. ShapeUp: A high-level design approach to simplify module interconnection on FPGAs. In Proceedings of the 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM’10). 141--148. Google Scholar
Digital Library
- Neely, C. E.. 2012. A modular approach to adaptive reactive streaming systems. Ph.D. thesis, Santa Clara University.Google Scholar
- Perry, T., Walke, R., and Benkrid, K. 2011. An extensible code generation framework for heterogeneous architectures based on IP-XACT. In Proceedings of the VII Southern Conference on Programmable Logic (SPL’11). 81--86.Google Scholar
- Rollins, N., Wirthlin, M., and Arnesen, A. 2008. An XML schema for representing reusable IP cores for reconfigurable computing. In Proceedings of the IEEE National Aerospace & Electronics Conference. 190--197.Google Scholar
- Simonyi, C. 1999. Hungarian notation. Microsoft report republishing original work.Google Scholar
- Suris, J., Athanas, P., and Patterson, C. 2008. An efficient run-time router for connecting modules in FPGAs. In Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL’08). 125--130.Google Scholar
- Suris, J., Recio, A., and Athanas, P. 2009. Enhancing the productivity of radio designers with RapidRadio, In Proceedings of the International Conference on ReConFigurable Computing and FPGAs. 350--355. Google Scholar
Digital Library
- Walder, H. and Platzner, M. 2002. Non-preemptive multitasking on FPGAs: Task placement and footprint transform. In Proceedings of the 2nd International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’02). 24--30.Google Scholar
- Wirthlin, M. Poznanovic, D., et al. 2008. OpenFPGA CoreLib core library interoperability effort. J. Parallel Comput. 34, 4--5, 231--244. Google Scholar
Digital Library
- Xilinx. 2011a. ISE Design http://www.xilinx.com/products/design-tools/ise-design-suite.Google Scholar
- Xilinx. 2011b. Partial reconfiguration user guide. http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/ug702.pdf.Google Scholar
- Xilinx. 2011c. PlanAhead software design analysis and floorplanning tutorial. http://www.xilinx.com.Google Scholar
- Xilinx. 2011d. PlanAhead partial reconfiguration tutorial. http://www.xilinx.com.Google Scholar
Index Terms
ReShape: Towards a High-Level Approach to Design and Operation of Modular Reconfigurable Systems
Recommendations
Flexible and Modular Support for Timing Functions in High Performance Networking Acceleration
FPL '10: Proceedings of the 2010 International Conference on Field Programmable Logic and ApplicationsField programmable logic is increasingly used to provide the high performance and flexible acceleration needed for network processing functions at multiple gigabit/second rates. Almost all such functions feature the use of clocks and timers in control ...
ShapeUp: A High-Level Design Approach to Simplify Module Interconnection on FPGAs
FCCM '10: Proceedings of the 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing MachinesThe latest generation of FPGA devices offers huge resource counts that provide the headroom to implement large-scale and complex systems. However, this poses increasing challenges for the designer, not just because of pure size and complexity, but also ...
R-Bus: a resource bus for modular system design
IoT '20: Proceedings of the 10th International Conference on the Internet of ThingsThis paper presents R-Bus, a resource bus for modular system design, that overcomes the limitations of existing approaches with flexible device integration targeted for IoT system design. R-Bus provides a standard pluggable connection based on existing ...






Comments