article

Reduced instruction set computers

Abstract

Reduced instruction set computers aim for both simplicity in hardware and synergy between architectures and compilers. Optimizing compilers are used to compile programming languages down to instructions that are as unencumbered as microinstructions in a large virtual address space, and to make the instruction cycle time as fast as possible.

References

  1. 1 Bernhard. R. More hardware means less software. 1EEE Specfrum 18. 12 (Dec. 1981). 30-37.Google ScholarGoogle Scholar
  2. 2 Chaitin. C.J. Register allocation and spilling via graph coloring. In Proceedings of the SICPLAN 82 Symposium on Compiler Construction. SIGPLAN Not. 17, 6 (}une 1982). 98-105. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. 3 Fisher, }.A. Very long instruction word architectures and the ELI- 512. In The 10th Annual International Symposium on Computer Architecture (Stockholm, Sweden, lone 13-17). ACM, New York. 1983, pp. 140-150. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. 4 Hennessy. I.L. VLSI processor architecture. IEEE Trans. Comput. To be published. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. 5 Hopkins, M. A perspective on microcode. In Proceedings of the 21st Annual IEEE Computer Conference (Spring COMPCON 83) (San Francisco, Calif., Feb.). IEEE. New York, 1983, pp. 108-110.Google ScholarGoogle Scholar
  6. 6 Hopkins. M. Definition of RISC. In Proceedings of the Conference on High Level Language Computer Architecture (Los Angeles, Calif. May). 1984.Google ScholarGoogle Scholar
  7. 7 Katevenis. M.G.H. Reduced instruction set computer architectures for VLSI. Ph.D. dissertation. Computer Science Dept., Univ. of California, Berkeley, Oct. 1983. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. 8 Lunde. A. Empirical evaluation of some features of instruction set processor architecture. Commun. ACM 20, 3 (Mar. 1977). 143-153. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. 9 Patterson. D.A. Microprogramming. Sci. Am. 248, 3 (Mar. 1983). 36-43.Google ScholarGoogle Scholar
  10. 10 Patterson, D.A. RISC watch. Comput. Archit. News 12, 1 (Mar. 1984). 11-19. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. 11 Patterson. D.A., and S6quin. C. A VLSI RISC. Computer 15. 9 (Sept. 1982). 8-21.Google ScholarGoogle Scholar
  12. 12 Radin. G. The 801 minicomputer. IBM 1. Res. Dev. 27, 3 {May 1983). 237-246.Google ScholarGoogle Scholar
  13. 13 Ungar. D. Blau. R. Foley, P. Samples, D. and Patterson. D. Architecture of SOAR: Smalltalk on a RISC. In Proceedings of the 11th Symposium on Computer Architecture (Ann Arbor, Mich., June 5-7). ACM, New York, 1984, pp. 188-197. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Reduced instruction set computers

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!