skip to main content
research-article

Exploiting Timing Error Resilience in Processor Architecture

Published:01 May 2013Publication History
Skip Abstract Section

Abstract

Escalating variations in modern CMOS designs have become a threat to Moore’s law. In light of the increasing costs of standard worst-case design practices, timing speculation has become a popular approach for dealing with static and dynamic non-determinism and increasing yield. Timing speculative architectures allow conservative guardbands to be relaxed, increasing efficiency at the expense of occasional errors, which are corrected or tolerated by an error resilience mechanism. Previous work has proposed circuit- or design-level optimizations that manipulate the error rate behavior of a design to increase the efficiency of timing speculation. In this article, we investigate whether architectural optimizations can also manipulate error rate behavior to significantly increase the effectiveness of timing speculation. To this end, we demonstrate how error rate behavior indeed depends on processor architecture and that architectural optimizations can be used to manipulate the error rate behavior of a processor. Using timing speculation-aware architectural optimizations, we demonstrate enhanced overscaling and up to 29% additional energy savings for processors that employ Razor-based timing speculation.

References

  1. Bowman, K., Tschanz, J., Wilkerson, C., Lu, S., Karnik, T., De, V., and Borkar, S. 2009. Circuit techniques for dynamic variation tolerance. In Proceedings of DAC. 4--7. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Choudhary, N., Wadhavkar, S., Shah, T., Mayukh, H., Gandhi, J., Dwiel, B., Navada, S., Najaf-abadi, H., and Rotenberg, E. 2011. Fabscalar: Composing synthesizable rtl designs of arbitrary cores within a canonical superscalar template. In Proceedings of ISCA. 11--22. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Dhar, S., Maksimovic, D., and Kranzen, B. 2002. Closed-loop adaptive voltage scaling controller for standard-cell asics. In Proceedings of ISLPED. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Ernst, D., Kim, N. S., Das, S., Pant, S., Rao, R., Pham, T., Ziesler, C., Blaauw, D., Austin, T., Flautner, K., and Mudge, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of MICRO. 7. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Fujimura, Y., Hirabayashi, O., Sasaki, T., Suzuki, A., Kawasumi, A., Takeyama, Y., Kushida, K., Fukano, G., Katayama, A., Niki, Y., and Yabe, T. 2010. A configurable sram with constant-negative-level write buffer for low voltage operation with 0.149μm2 cell in 32nm high-k/metal gate cmos. In Proceedings of ISSCC.Google ScholarGoogle Scholar
  7. Greskamp, B. and Torrellas, J. 2007. Paceline: Improving single-thread performance in nanoscale cmps through core overclocking. In Proceedings of PACT, 213--224. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Greskamp, B., Wan, L., Karpuzcu, W., Cook, J., Torrellas, J., Chen, D., and Zilles, C. 2009. Blueshift: Designing processors for timing speculation from the ground up. In Proceedings of HPCA.Google ScholarGoogle Scholar
  9. Hamerly, G., Perelman, E., Lau, J., and Calder, B. 2005. Simpoint 3.0: Faster and more flexible program analysis. In Proceedings of JILP.Google ScholarGoogle Scholar
  10. Hartstein, A. and Puzak, T. 2003. Optimum power/performance pipeline depth. In Proceedings of MICRO. 117. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Intel Corporation 2008. Intel Atom Processor Z5xx Series. Intel Corporation. http://www.intel.com/.Google ScholarGoogle Scholar
  12. Kahng, A., Kang, S., Kumar, R., and Sartori, J. 2010a. Designing processors from the ground up to allow voltage/reliability tradeoffs. In Proceedings of HPCA.Google ScholarGoogle Scholar
  13. Kahng, A., Kang, S., Kumar, R., and Sartori, J. 2010b. Recovery-driven design: A methodology for power minimization for error tolerant processor modules. In Proceedings of DAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Kahng, A., Kang, S., Kumar, R., and Sartori, J. 2010c. Slack redistribution for graceful degradation under voltage overscaling. In Proceedings of ASPDAC. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Kehl, T. 1993. Hardware self-tuning and circuit performance monitoring. In Proceedings of ICCD, 188--192.Google ScholarGoogle ScholarCross RefCross Ref
  16. Liang, X. and Brooks, D. 2006. Microarchitecture parameter selection to optimize system performance under process variation. In Proceedings of ICCAD. 429--436. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Narayanan, S., Sartori, J., Kumar, R., and Jones, D. 2010. Scalable stochastic processors. In Proceedings of DATE. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. Palacharla, S., Jouppi, N., and Smith, J. 1997. Complexity-effective superscalar processors. In Proceedings of ISCA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Pan, Y., Kong, J., Ozdemir, S., Memik, G., and Chung, S. W. 2009. Selective wordline voltage boosting for caches to manage yield under process variations. In Proceedings of DAC. 57--62. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Sarangi, S., Greskamp, B., Tiwari, A., and Torrellas, J. 2008. Eval: Utilizing processors with variation-induced timing errors. In Proceedings of MICRO, 423--434. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Sartori, J. and Kumar, R. 2010. Overscaling-friendly timing speculation architectures. In Proceedings of GLSVLSI. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Tullsen, D. M. 1996. Simulation and modeling of a simultaneous multithreading processor. In Proceedings of the 22nd Annual Computer Measurement Group Conference.Google ScholarGoogle Scholar

Index Terms

  1. Exploiting Timing Error Resilience in Processor Architecture

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!