skip to main content
research-article

Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling

Published:01 May 2013Publication History
Skip Abstract Section

Abstract

Several current and emerging applications do not have a unique result for a given input; rather, functional correctness is defined in terms of output quality. Recently proposed design techniques exploit the inherent resilience of such applications and achieve improved efficiency (energy or performance) by foregoing correct execution of all the constituent computations. Hardware and software systems that are thus designed may be viewed as scalable effort systems, since they offer the capability to modulate the effort that they expend towards computation, thereby allowing for trade-offs between output quality and efficiency.

We propose the concept of Dynamic Effort Scaling (DES), which refers to dynamic management of the control knobs that are exposed by scalable effort systems. We argue the need for DES by observing that the degree of resilience often varies significantly across applications, across datasets, and even within a dataset. We propose a general conceptual framework for DES by formulating it as a feedback control problem, wherein the scaling mechanisms are regulated with the goal of maintaining output quality at or above a specified limit. We present an implementation of Dynamic Effort Scaling for recognition and mining applications and evaluate it for the support vector machines and K-means clustering algorithms under various application scenarios and datasets. Our results clearly demonstrate the benefits of the proposed approach---statically setting the scaling mechanisms leads to either significant error overshoot or significant opportunities for energy savings left on the table unexploited. In contrast, DES is able to effectively regulate the output quality while maximally exploiting the time-varying resiliency in the workload.

References

  1. Astrom, K. and Hagglund, T., Eds. 1995. PID Controllers: Theory, Design, and Tuning 2nd Ed. ISA, Raleigh, NC.Google ScholarGoogle Scholar
  2. Baek, W. and Chilimbi, T. M. 2010. Green: A framework for supporting energy-conscious programming using controlled approximation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI’10). 198--209. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Benini, L. and DeMicheli, G. 1998. Dynamic Power Management: Design Techniques and CAD Tools. Kluwer Academic Publishers, Norwell, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Breuer, M. A. 2010. Hardware that produces bounded rather than exact results. In Proceedings of the 47th Design Automation Conference (DAC’10). 871--876. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Chandrakasan, A. and Brodersen, R., Eds. 1997. Low-Power CMOS Design 1st Ed. Wiley-IEEE Press, Hoboken, NY. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Chakradhar, S. T. and Raghunathan, A. 2010. Best-effort computing: Re-thinking parallel software and hardware. In Proceedings of the 47th Design Automation Conference (DAC’10). 865--870. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Chippa, V. K., Mohapatra, D., A.Raghunathan, Roy, K., and Chakradhar, S. 2010. Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency. In Proceedings of the 47th Design Automation Conference (DAC’10). 555--560. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Ernst, D., Kim, N. S., Das, S., Pant, S., Pham, T., Rao, R., Ziesler, C., Blaauw, D., Austin, T., Mudge, T., and Flautner, K. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th International Symposium on Microarchitecture (MICRO’03). 7--18. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Ghosh, S., Bhunia, S., and Roy, K. 2007. CRISTA: A new paradigm for low-power, variation-tolerant, and adaptive circuit synthesis using critical path isolation. IEEE Trans. CAD Integr. Circuits Syst. 26, 11, 1947--1956. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Hegde, R. and Shanbhag, N. R. 1999. Energy-efficient signal processing via algorithmic noise-tolerance. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED’99). 30--35. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Hegde, R. and Shanbhag, N. R. 2001. A low-power digital filter ic via soft dsp. In Proceedings of the 23rd Custom Integrated Circuits Conference (CICC’01). 309--312.Google ScholarGoogle Scholar
  12. Hoffmann, H., Sidiroglou, S., Carbin, M., Misailovic, S., Agarwal, A., and Rinard, M. C. 2011. Dynamic knobs for responsive power-aware computing. In Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2011). 199--212. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Hsieh, T.-Y., Lee, K.-J., and Breuer, M. A. 2008. An error rate based test methodology to support error-tolerance. IEEE Trans. Reliab. 57, 1, 204--214.Google ScholarGoogle ScholarCross RefCross Ref
  14. Ivanov, Y. and Bleakley, C. 2007. Dynamic complexity scaling for real-time H.264/AVC video encoding. In Proceedings of the 15th International Conference on Multimedia (MULTIMEDIA’07). 962--970. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Jiang, Z. and Gupta, S. K. 2002. An ATPG for threshold testing: Obtaining acceptable yield in future processes. In Proceedings of the IEEE International Test Conference (ITC’02). 824--833. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Leem, L., Cho, H., Bau, J., Jacobson, Q. A., and Mitra, S. 2010. ERSA: Error resilient system architecture for probabilistic applications. In Proceedings of Design, Automation and Test in Europe (DATE’10). 1560--1565. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Martin, D., Fowlkes, C., Tal, D., and Malik, J. 2001. A database of human segmented natural images and its application to evaluating segmentation algorithms and measuring ecological statistics. In Proceedings of the 8th International Conference on Computer Vision. 416--423.Google ScholarGoogle Scholar
  18. Meng, J., Chakradhar, S. T., and Raghunathan, A. 2009. Best-effort parallel execution framework for recognition and mining applications. In Proceedings of the 23rd IEEE International Symposium on Parallel and Distributed Systems (IPDPS’09). 1--12. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Meng, J., Sheaffer, J. W., and Skadron, K. 2010. Exploiting inter-thread temporal locality for chip multithreading. In Proceedings of the 24th IEEE International Symposium on Parallel and Distributed Systems (IPDPS’10). 1--12.Google ScholarGoogle Scholar
  20. Mohapatra, D., Karakonstantis, G., and Roy, K. 2009. Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator. In Proceedings of the 15th International Symposium on Low Power Electronics and Design (ISLPED’09). 195--200. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Mohapatra, D., Chippa, V. K., Raghunathan, A., and Roy, K. 2011. Design of voltage scalable metafunctions for multimedia, recoginition and mining applications. In Proceedings of Design, Automation and Test Europe (DATE’11). 950--955.Google ScholarGoogle Scholar
  22. Palem, K. V. 2003. Energy aware algorithm design via probabilistic computing: From algorithms and models to moore’s law and novel (semiconductor) devices. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES’03). 113--116. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Palem, K. V., Chakrapani, L. N., Kedem, Z. M., Lingamneni, A., and Muntimadugu, K. K. 2009. Sustaining Moore’s Law in embedded computing through probabilistic and approximate design: Retrospects and prospects. In Proceedings of the International Conference on Compilers, Architecture and Synthesis for Embedded Systems (CASES’09). 11--16. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Park, J., Shin, D., Chang, N., and Pedram, M. 2010. Accurate modeling and calculation of delay and energy overheads of dynamic voltage scaling in modern high-performance microprocessors. In Proceedings of the 16th International Symposium on Low Power Electronics and Design (ISLPED’10). 419--424. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Shafique., M., Bauer, L., and Henkel, J. 2010. enBudget: A run-time adaptive predictive energy-budgeting scheme for energy-aware motion estimation in H.264/MPEG-4 AVC video encoder. In Proceedings of Design, Automation and Test in Europe (DATE’10). 1725--1730. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Shanbhag, N. R. 2002. Reliable and energy-efficient digital signal processing. In Proceedings of the 39th Design Automation Conference (DAC’02). 830--835. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. Shanbhag, N. R., Abdallah, R. A., Kumar, R., and Jones, D. L. 2010. Stochastic computation. In Proceedings of the 47th Design Automation Conference (DAC’10). 859--864. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. Sidiroglou-Douskos, S., Misailovic, S., Hoffmann, H., and Rinard, M. C. 2011. Managing performance vs. accuracy trade-offs with loop perforation. In Proceedings of the 19th ACM SIGSOFT Symposium on the Foundations of Software Engineering (SIGSOFT/FSE’11) and 13th European Software Engineering Conference (ESEC’11). 124--134. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Vapnik, V. 1995. The Nature of Statistical Learning Theory. Springer-Verlag New York, Inc., New York, NY. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Varatkar, G. V. and Shanbhag, N. R. 2008. Error-resilient motion estimation architecture. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 16, 10, 1399--1412. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Wong, V. and Horowitz, M. 2006. Soft error resilience of probabilistic inference applications. In Proceedings of the 2nd Workshop on System Effects of Logic Soft Errors (SELSE’06).Google ScholarGoogle Scholar
  32. Yoo, R. M., Romano, A., and Kozyrakis, C. 2009. Phoenix rebirth: Scalable MapReduce on a large-scale shared-memory system. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC’09). 198--207. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling

    Recommendations

    Comments

    Login options

    Check if you have access through your login credentials or your institution to get full access on this article.

    Sign in

    Full Access

    PDF Format

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader
    About Cookies On This Site

    We use cookies to ensure that we give you the best experience on our website.

    Learn more

    Got it!