Abstract
The domain of inexact circuit design, in which accuracy of the circuit can be exchanged for substantial cost (energy, delay, and/or area) savings, has been gathering increasing prominence of late owing to a growing desire for reducing energy consumption of the systems, particularly in the domain of embedded and (portable) multimedia applications. Most of the previous approaches to realizing inexact circuits relied on scaling of circuit parameters (such as supply voltage) taking advantage of an application’s error tolerance to achieve the cost and accuracy trade-offs, thus suffering from acute drawbacks of considerable implementation overheads that significantly reduced the gains. In this article, two novel design approaches called Probabilistic Pruning and Probabilistic Logic Minimization are proposed to realize inexact circuits with zero hardware overhead.Extensive simulations on various architectures of critical datapath elements demonstrate that each of the techniques can independently achieve normalized gains as large as 2x--9.5x in energy-delay-area product for relative error magnitude as low as 10 − 4%--8% compared to corresponding conventional correct circuits.
- Alioto, M. and Palumbo, G. 2006. Impact of supply voltage variations on full adder delay: Analysis and comparison. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 14, 12, 1322--1335. Google Scholar
Digital Library
- Banerjee, N., Karakonstantis, G., and Roy, K. 2007. Process variation tolerant low power DCT architecture. In Proceedings of the Design, Automation and Test in Europe Conference. 1--6. Google Scholar
Digital Library
- Bharghava, R., Abinesh, R., Purini, S., and Govindatajulu, R. 2010. Design of low power systems using inexact logic circuits. J. Low Power Electron. 6, 3, 401--414.Google Scholar
Cross Ref
- Borkar, S. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6, 10--16. Google Scholar
Digital Library
- Bronk, C., Lingamneni, A., and Palem, K. 2010. Innovation for sustainability in information and communication technologies (ICT). Tech. rep., James A. Baker III Institute for Public Policy, Rice University, Houston, TX.Google Scholar
- Chakrapani, L. N. and Palem, K. V. 2010. A probabilistic boolean logic for energy efficient circuit and system design. In Proceedings of the 15th Asia South Pacific Design Automation Conference. Google Scholar
Digital Library
- Chakrapani, L. N. B., Korkmaz, P., Akgul, B. E. S., and Palem, K. V. 2007. Probabilistic system-on-a-chip architectures. ACM Trans. Des. Autom. Electron. Syst. 12, 3, 1--28. Google Scholar
Digital Library
- Chakrapani, L. N. B., Muntimadugu, K. K., Lingamneni, A., George, J., and Palem, K. V. 2008. Highly energy and performance efficient embedded computing through approximately correct arithmetic: A mathematical foundation and preliminary experimental validation. In Proceedings of the IEEE/ACM International Conference on Compilers, Architecture, and Synthesis of Embedded Systems. Google Scholar
Digital Library
- Cheemalavagu, S., Korkmaz, P., and Palem, K. V. 2004. Ultra low-energy computing via probabilistic algorithms and devices: CMOS device primitives and the energy-probability relationship. In Proceedings of the International Conference on Solid State Devices and Materials. 402--403.Google Scholar
- Chippa, V. K., Mohapatra, D., Raghunathan, A., Roy, K., and Chakradhar, S. T. 2010. Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency. In Proceedings of the 47th Design Automation Conference. 555--560. Google Scholar
Digital Library
- Chong, I. and Ortega, A. 2007. Dynamic voltage scaling algorithm for power constrained motion estimation. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing.Google Scholar
- Chong, I., Cheong, H., and Ortega, A. 2006. New quality metric for multimedia compression using faulty hardware. In Proceedings of the International Workshop on Video Processing and Quality Metrics for Consumer Electronics.Google Scholar
- Choudhury, M. and Mohanram, K. 2008. Approximate logic circuits for low overhead, non-intrusive concurrent error detection. In Proceedings of the Design, Automation and Test in Europe. 903--908. Google Scholar
Digital Library
- Cormen, T. H., Leiserson, C. E., Rivest, R. L., and Stein, C. 2001. Introduction to Algorithms 2nd Ed. The MIT Press, Cambridge, MA. Google Scholar
Digital Library
- Ding, Y. Z. and Rabin, M. O. 2002. Hyper-encryption and everlasting security. In Proceedings of the 19th Annual Symposium on Theoretical Aspects of Computer Science. Lecture Notes In Computer Science, vol. 2285. 1--26. Google Scholar
Digital Library
- Dubey, P. 2005. A platform 2015 workload model recognition, mining and synthesis moves computers to the era of tera. White paper, Intel Corp.Google Scholar
- Ernst, D., Kim, N. S., Das, S., Pant, S., Pham, T., Rao, R., Ziesler, C., Blaauw, D., Austin, T., and Mudge, T. 2003. Razor: A low-power pipeline based on circuit-level timing speculation. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 7--18. Google Scholar
Digital Library
- George, J., Marr, B., Akgul, B. E. S., and Palem, K. 2006. Probabilistic arithmetic and energy efficient embedded signal processing. In Proceedings of the IEEE/ACM International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 158--168. Google Scholar
Digital Library
- Harris, D. 2003. A taxonomy of parallel prefix networks. In Proceedings of the Asilomar Conference on Signals, Systems and Computers 2, 2213--2217.Google Scholar
Cross Ref
- Hegde, R. and Shanbhag, N. R. 1999. Energy-efficient signal processing via algorithmic noise-tolerance. In Proceedings of the International Symposium on Low Power Electronics and Design. 30--35. Google Scholar
Digital Library
- Hegde, R. and Shanbhag, N. R. 2001. Soft digital signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 9, 6, 813--823. Google Scholar
Digital Library
- Hoffmann, H., Sidiroglou, S., Carbin, M., Misailovic, S., Agarwal, A., and Rinard, M. 2011. Dynamic knobs for responsive power-aware computing. In Proceedings of Architectural Support for Programming Languages and Operating Systems (ASPLOS). 199--212. Google Scholar
Digital Library
- Karp, R. M. 1986. Combinatorics, complexity, and randomness. Commun. ACM 29, 2, 98--109. Google Scholar
Digital Library
- Kaul, H., Anders, M., Mathew, S., Hsu, S., Agarwal, A., Krishnamurthy, R., and Borkar, S. 2008. A 320 mv 56 μw 411 gops/watt ultra-low voltage motion estimation accelerator in 65 nm cmos. IEEE J. Solid-State Circuits. 107--114.Google Scholar
- Kedem, Z., Mooney, V., Muntimadugu, K. K., and Palem, K. 2011. An approach to energy-error tradeoffs in approximate ripple carry adders. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). Google Scholar
Digital Library
- Kedem, Z. M., Mooney, V. J., Muntimadugu, K. K., Palem, K. V., Devarasetty, A., and Parasuramuni, P. D. 2010. Optimizing energy to minimize errors in dataflow graphs using approximate adders. In Proceedings of CASES. 177--186. Google Scholar
Digital Library
- Kim, S. H., Mukohopadhyay, S., and Wolf, W. 2009. Experimental analysis of sequence dependence on energy saving for error tolerant image processing. In Proceedings of the 14th ACM/IEEE International Symposium on Low Power Electronics and Design. Google Scholar
Digital Library
- Kish, L. B. 2002. End of Moore’s law: Thermal (noise) death of integration in micro and nano electronics. Physics Letters A 305, 144--149.Google Scholar
Cross Ref
- Korkmaz, P., Akgul, B. E. S., Chakrapani, L. N., and Palem, K. V. 2006. Advocating noise as an agent for ultra low-energy computing: Probabilistic CMOS devices and their characteristics. Japan. J. Appl. Physics 45, 4B, 3307--3316.Google Scholar
Cross Ref
- Leem, L., Cho, H., Bau, J., Jacobson, Q., and Mitra, S. 2010. ERSA: Error resilient system architecture for probabilistic applications. In Proceedings of the Design, Automation Test in Europe Conference (DATE). 1560--1565. Google Scholar
Digital Library
- Lingamneni, A., Enz, C., Nagel, J.-L., Palem, K., and Piguet, C. 2011a. Energy parsimonious circuit design through probabilistic pruning. In Proceedings of the 14th Design, Automation and Test in Europe. 764--769.Google Scholar
- Lingamneni, A., Enz, C., Palem, K., and Piguet, C. 2011b. Parsimonious circuit design for error-tolerant applications through probabilistic logic minimization. In Proceedings of the 21st International Workshop on Power and Timing Modeling, Optimization and Simulation. 204--213. Google Scholar
Digital Library
- Ludwig, J., Nawab, S., and Chandrakasan, A. 1996. Low-power digital filtering using approximate processing. IEEE J. Solid-State Circuits 31, 3, 395--400.Google Scholar
Cross Ref
- Mohapatra, D., Karakonstantis, G., and Roy, K. 2009. Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). Google Scholar
Digital Library
- Narayanan, S., Sartori, J., Kumar, R., and Jones, D. 2010. Scalable stochastic processors. In Proceedings of the Design, Automation and Test in Europe. Google Scholar
Digital Library
- Nawab, S. H., Oppenheim, A. V., Chandrakasan, A. P., M.Winograd, J., and T.Ludwig, J. 1997. Approximate signal processing. J. VLSI Signal Process. 15, 177--200. Google Scholar
Digital Library
- Palem, K. V. 2003a. Energy aware algorithm design via probabilistic computing: From algorithms and models to Moore’s law and novel (semiconductor) devices. In Proceedings of the IEEE/ACM International Conference on Compilers, Architecture and Synthesis for Embedded Systems. 113--117. Google Scholar
Digital Library
- Palem, K. V. 2003b. Proof as experiment: Probabilistic algorithms from a thermodynamic perspective. In Proceedings of the International Symposium on Verification (Theory and Practice).Google Scholar
Cross Ref
- Palem, K. V. 2005. Energy aware computing through probabilistic switching: A study of limits. IEEE Trans. Comput. 54, 9, 1123--1137. Google Scholar
Digital Library
- Palem, K. V., Chakrapani, L. N., Kedem, Z. M., Lingamneni, A., and Muntimadugu, K. K. 2009a. Sustaining Moore’s law in embedded computing through probabilistic and approximate design: Retrospects and prospects. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 1--10. Google Scholar
Digital Library
- Palem, K. V., Korkmaz, P., Yeo, K.-S., and Kong, Z.-H. 2009b. Probabilistic cmos (pcmos) logic for nanoscale circuit design. In Proceedings of the International Solid State Circuits Conference: Advanced Solid-State Circuits Forum.Google Scholar
- Pippenger, N. 2002. Analysis of carry propagation in addition: An elementary approach. J. Algorithms 42, 317--313.Google Scholar
Digital Library
- Rabin, M. O. 1976. Probabilistic algorithms. In Algorithms and Complexity, In New Directions and Recent Trends, J. F. Traub Ed., Academic Press,Waltham, MA. 29--39.Google Scholar
- Ray, J., Hoe, J. C., and Falsafi, B. 2001. Dual use of superscalar datapath for transient-fault detection and recovery. In Proceedings of the 34th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 214--224. Google Scholar
Digital Library
- Shin, D. and Gupta, S. 2010. Approximate logic synthesis for error tolerant applications. In Proceedings of the Design, Automation and Test in Europe Conference (DATE). 957--960. Google Scholar
Digital Library
- Song, P. and De Micheli, G. 1991. Circuit and architecture trade-offs for high-speed multiplication. IEEE J. Solid-State Circuits 26, 9, 1184--1198.Google Scholar
Cross Ref
- Tschanz, J. W., Kao, J. T., Narendra, S. G., Nair, R., Antoniadis, D. A., Chandrakasan, A. P., and De, V. 2002. Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid-State Circuits, 1396--1402.Google Scholar
- Varatkar, G. V. and Shanbhag, N. R. 2006. Energy-efficient motion estimation using error-tolerance. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). Google Scholar
Digital Library
- Verma, A. and Ienne, P. 2007. Improving XOR-dominated circuits by exploiting dependencies between operands. In Proceedings of the Asia and South Pacific Design Automation Conference. Google Scholar
Digital Library
- von Neumann, J. 1956. Probabilistic logics and the synthesis of reliable organisms from unreliable components. In Automata Studies, C. E. Shannon and J. McCarthy Eds., Princeton Univ. Press, Princeton, N.J.Google Scholar
Index Terms
Synthesizing Parsimonious Inexact Circuits through Probabilistic Design Techniques
Recommendations
Ten Years of Building Broken Chips: The Physics and Engineering of Inexact Computing
Special Section on Probabilistic Embedded ComputingWell over a decade ago, many believed that an engine of growth driving the semiconductor and computing industries---captured nicely by Gordon Moore’s remarkable prophecy (Moore’s law)---was speeding towards a dangerous cliff-edge. Ranging from ...
Parsimonious circuits for error-tolerant applications through probabilistic logic minimization
PATMOS'11: Proceedings of the 21st international conference on Integrated circuit and system design: power and timing modeling, optimization, and simulationContrary to the existing techniques to realize inexact circuits that relied mostly on scaling of supply voltage or pruning of "least-significant" components in conventional correct circuits to achieve cost (energy, delay and/or area) and accuracy ...
Improved area-efficient weighted modulo 2n+ 1 adder design with simple correction schemes
In this brief, we proposed improved area-efficient weighted modulo 2n + 1 adders. This is achieved by modifying existing diminished-1 modulo 2n + 1 adders to incorporate simple correction schemes. Our proposed adders can produce modulo sums within the ...






Comments