Abstract
Capturing program and data traces during program execution unobtrusively on-the-fly is crucial in debugging and testing of cyber-physical systems. However, tracing a complete program unobtrusively is often cost-prohibitive, requiring large on-chip trace buffers and wide trace ports. This article describes a new hardware-based load data value filtering technique called Cache First-access Tracking. Coupled with an effective variable encoding scheme, this technique achieves a significant reduction of load data value traces, from 5.86 to 56.39 times depending on the data cache size, thus enabling cost-effective, unobtrusive on-the-fly tracing and debugging.
- Al-Zoubi, H., Milenković, A., and Milenković, M. 2004. Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. In Proceedings of the 42nd Annual Southeast Regional Conference. 267--272. http://doi.acm.org/10.1145/986537.986601. Google Scholar
Digital Library
- ARM. 2004. CoreSight On-chip Debug and Trace Technology. http://www.arm.com/products/solutions/CoreSight.html.Google Scholar
- ARM. 2005. Architecture and Implementation of the ARM®CortexTM-A8 Microprocessor. http://www.arm.com/pdfs/TigerWhitepaperFinal.pdf.Google Scholar
- ARM. 2007. Embedded Trace Macrocell Architecture Specification. http://infocenter.arm.com/help/topic/com.arm.doc.ihi0014o/IHI0014O_etm_v3_4_architecture_spec.pdf.Google Scholar
- Austin, T., Larson, E., and Ernst, D. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Comput. 35, 59--67. Google Scholar
Digital Library
- Daoud, E. A. and Nicolici, N., 2009. Real-time lossless compression for silicon debug. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 28, 1387--1400. Google Scholar
Digital Library
- Guthaus, M. R., Ringenberg, J. S., Ernst, D., Austin, T. M., Mudge, T., and Brown, R. B. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the 4th Annual Workshop on Workload Characterization. 3--14. Google Scholar
Digital Library
- IEEE. 2001. IEEE Std 1149.1-1990 IEEE Standard Test Access Port and Boundary-Scan Architecture -Description. http://standards.ieee.org/reading/ieee/std_public/description/testtech/1149.1-1990_desc.html.Google Scholar
- IEEE-ISTO. 2003. The Nexus 5001 Forum Standard for a Global Embedded Processor Debug Interface. http://www.nexus5001.org/standard.Google Scholar
- Intel. 2004. Intel XScale®Core Developer’s Manual. http://download.intel.com/design/intelxscale/27347302.pdf.Google Scholar
- Kao, C.-F., Huang, S.-M., and Huang, I.-J. 2007. A hardware approach to real-time program trace compression for embedded processors. IEEE Trans. Circuits Syst. 54, 530--543.Google Scholar
Cross Ref
- McDonald-Maier, K. D. and Hopkins, A. B. T., 2004. An awakening thought: Don’t let the bug bite while you are embedded. Embed. Syst. Eng. 12, 32--33.Google Scholar
- Milenković, A. 2000. Achieving high performance in bus-based shared-memory multiprocessors. IEEE Concurrency 8, 3, 36--44. Google Scholar
Digital Library
- Milenković, A., Uzelac, V., Milenković, M., and Burtscher, M. 2011. Caches and predictors for real-time, unobtrusive, and cost-effective program tracing in embedded systems. IEEE Trans. Comput. 60, 992--1005. Google Scholar
Digital Library
- MIPS. 2009. MIPS PDtrace Specification. http://www.mips.com/products/product-materials/processor/mips-architecture/.Google Scholar
- Narayanasamy, S., Pokam, G., and Calder, B., 2005. BugNet: Continuously recording program execution for deterministic replay debugging. SIGARCH Comput. Archit. News 33, 284--295. Google Scholar
Digital Library
- Orme, W. 2008. Debug and trace for multicore SoCs. http://www.arm.com/files/pdf/CoresightWhitepaper.pdf.Google Scholar
- Tassey, G. 2002. The economic impacts of inadequate infrastructure for software testing. http://www.rti.org/pubs/software_testing.pdf.Google Scholar
- Tensilica. 2009. Non-intrusive Real-Time Trace Debug. http://www.tensilica.com/products/hw-sw-dev-tools/for-software-developers/real-time-trace-3.htm.Google Scholar
- Thoziyoor, S., Muralimanohar, N., Ahn, J. H., and Jouppi, N. P. 2008. CACTI 5.1. http://www.hpl.hp.com/techreports/2008/HPL-2008-20.pdf?q=cacti.Google Scholar
- Uzelac, V. and Milenković, A. 2009. A Real-time program trace compressor utilizing double move-to-front method. In Proceedings of the 46th Annual Design Automation Conference. 738--743. Google Scholar
Digital Library
- Uzelac, V. and Milenković, A. 2010. Hardware-based data value and address trace filtering techniques. In Proceedings of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems. 117--126. http://doi.acm.org/10.1145/1878921.1878940. Google Scholar
Digital Library
- Uzelac, V., Milenković, A., Burtscher, M., and Milenković, M. 2010. Real-time unobtrusive program execution trace compression using branch predictor events. In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES). 97--106. http://portal.acm.org/citation.cfm?doid=1878921.1878938 {Accessed October 16, 2011}. Google Scholar
Digital Library
Index Terms
Hardware-Based Load Value Trace Filtering for On-the-Fly Debugging
Recommendations
Hardware-based data value and address trace filtering techniques
CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systemsCapturing program and data traces during program execution unobtrusively in real-time is crucial in debugging and testing of cyber-physical systems. However, tracing a complete program unobtrusively is often cost-prohibitive, requiring large on-chip ...
Real-time unobtrusive program execution trace compression using branch predictor events
CASES '10: Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systemsUnobtrusive capturing of program execution traces in real-time is crucial in debugging cyber-physical systems. However, tracing even limited program segments is often cost-prohibitive, requiring wide trace ports and large on-chip trace buffers. This ...
Lossless Trace Compression
The tremendous storage space required for a useful data base of program traces has prompted a search for trace reduction techniques. In this paper, we discuss a range of information-lossless address and instruction trace compression schemes that can ...






Comments