Abstract
The execution runtime usually is a headache for designers performing application mapping onto reconfigurable architectures. In this article we propose a methodology, as well as the supporting toolset, targeting to provide fast application implementation onto reconfigurable architectures with the usage of a Just-In-Time (JIT) compilation framework. Experimental results prove the efficiency of the introduced framework, as we reduce the execution runtime compared to the state-of-the-art approach on average by 53.5×. Additionally, the derived solutions achieve higher operation frequencies by 1.17×, while they also exhibit significant lower fragmentation ratios of hardware resources.
- Betz, V., Rose, J., and Marquardt, A., Eds. 1999. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Norwell, MA. Google Scholar
Digital Library
- Flynn, A., Gordon-Ross, A., and George, A. 2009. Bitstream relocation with local clock domains for partially reconfigurable fpgas. In Proceedings of the Conference Exhibition on Design, Automation Test in Europe (DATE'09). 300--303. Google Scholar
Digital Library
- Gort, M. and Anderson, J. 2011. Reducing fpga router run-time through algorithm and architecture. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'11). 336--342. Google Scholar
Digital Library
- Hubner, M., Figuli, P., Girardey, R., Soudris, D., Siozios, K., and Becker, J. 2011. A heterogeneous multicore system on chip with run-time reconfigurable virtual fpga architecture. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum (IPDPSW'11). IEEE Computer Society, 143--149. Google Scholar
Digital Library
- Mcmurchie, L. and Ebeling, C. 1995. Pathfinder: A negotiation-based performance-driven router for fpgas. In Proceedings of the 3rd ACM International Symposium on Field-Programmable Gate Arrays. (FPGA'95). ACM Press, New York, 111--117. Google Scholar
Digital Library
- Sidiropoulos, H., Siozios, K., and Soudris, D. 2012a. On supporting rapid exploration of memory hierarchies onto fpgas. J. Syst. Archit. Embed. Syst. Des. 59, 2, 78--90. Google Scholar
Digital Library
- Sidiropoulos, H., Siozios, K., Figuli, P., Soudris, D., and Hubner, M. 2012b. On supporting efficient partial reconfiguration with just-in-time compilation. In Proceedings of the 26th IEEE International Parallel and Distributed Processing Symposium Workshops and PhD Forum (IPDPSW'12). 328--335. Google Scholar
Digital Library
- Silva, M. and Ferreira, J. 2008. Generation of partial fpga configurations at run-time. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08). 367--372.Google Scholar
- Siozios, K., Soudris, D., and Thanailakis, A. 2010. A novel allocation methodology for partial and dynamic bitstream generation of fpga architectures. J. Circ. Syst. Comput. 19, 3, 701--717.Google Scholar
Cross Ref
- Tessier, R. 2002. Fast placement approaches for fpgas. ACM Trans. Des. Autom. Electron. Syst. 7, 2, 284--305. Google Scholar
Digital Library
- Wu, Q. and Mcelvain, K. S. 2012. A fast discrete placement algorithm for fpgas. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'12). ACM Press, New York, 115--118. Google Scholar
Digital Library
- Yang, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. Tech. rep., Microcenter of North Carolina.Google Scholar
Index Terms
JITPR: A framework for supporting fast application's implementation onto FPGAs
Recommendations
Dynamic FPGA routing for just-in-time FPGA compilation
DAC '04: Proceedings of the 41st annual Design Automation ConferenceJust-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. However, embedded systems increasingly incorporate Field Programmable Gate ...
Hardware accelerated FPGA placement
A key advantage of field-programmable gate arrays (FPGAs) over full-custom and semi-custom devices is that they provide relatively quick implementation from concept to physical realization. However, as modern FPGAs reach close to one million logic ...
UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine
Special Section on Advances in Physical Design Automation and Regular PapersModern field-programmable gate array (FPGA) devices contain complex clock architectures on top of configurable logics. Unlike application specific integrated circuits (ASICs), the physical structure of clock networks in an FPGA is pre-manufactured and ...






Comments