skip to main content
research-article

BLog: block-level log-block management for NAND flash memorystorage systems

Authors Info & Claims
Published:20 June 2013Publication History
Skip Abstract Section

Abstract

Log-block-based FTL (Flash Translation Layer) schemes have been widely used to manage NAND flash memory storage systems in industry. In log-block-based FTLs, a few physical blocks called log blocks are used to hold all page updates from a large amount of data blocks. Frequent page updates in log blocks introduce big overhead so log blocks become the system bottleneck.

To address this problem, this paper presents a block-level log-block management scheme called BLog (Block-level Log-Block Management). In BLog, with the block level management, the update pages of a data block can be collected together and put into the same log block as much as possible; therefore, we can effectively reduce the associativities of log blocks so as to reduce the garbage collection overhead. We also propose a novel partial merge operation called reduced-order merge by which we can effectively postpone the garbage collection of log blocks so as to maximally utilize valid pages and reduce unnecessary erase operations in log blocks. Based on BLog, we design an FTL called BLogFTL for MLC NAND flash. We conduct experiments on a mixture of real-world and synthetic traces. The experimental results show that our scheme outperforms the previous log-block-based FTLs for MLC NAND flash.

References

  1. OLTP trace from umass trace repository. http://traces.cs.umass.edu/index.php/Storage/Storage}.Google ScholarGoogle Scholar
  2. Samsung Electronics. K9LBG08U0M(v1.0)-32GB DDP MLC data sheet. http://www.samsung.com.Google ScholarGoogle Scholar
  3. Samsung Electronics. Page program addressing for MLC {NAND} application note. http://www.samsung.com, 200Google ScholarGoogle Scholar
  4. Diskmon for windows v2.01. http://technet.microsoft.com /en-us/sysinternals/bb896646.aspx, 2010.Google ScholarGoogle Scholar
  5. A. Birrell, M. Isard, C. Thacker, and T. Wobber. A design for high-performance flash disks. ACM SIGOPS Operating Systems Review, 41(2):88--93, April 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. H. Cho, D. Shin, and Y. I. Eom. KAST: K-associative sector translation for NAND flash memory in real-time systems. In DATE '09, pages 507--512, April 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. S. Choudhuri and T. Givargis. Performance improvement of block based NAND flash translation layer. In CODES+ISSS '07, pages 257--262, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. S. Choudhuri and T. Givargis. Deterministic service guarantees for NAND flash using partial block cleaning. In CODES+ISSS '08, pages 19--24, October 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Y.-S. Chu, J.-W. Hsieh, Y.-H. Chang, and T.-W. Kuo. A set-based mapping strategy for flash-memory reliability enhancement. In DATE '09, pages 405--410, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. S. Corporation. Samsung electronics. samsung K9G4G08U0A(v1.0)-4GB MLC NAND Flash data sheet. September 2006.Google ScholarGoogle Scholar
  11. A. Gupta, Y. Kim, and B. Urgaonkar. DFTL: A flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS '09, pages 229--240, March 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. J.-W. Hsieh, T.-W. Kuo, P.-L. Wu, and Y.-C. Huang. Energy-efficient and performance-enhanced disks using flash-memory cache. In ISLPED '07, pages 334--339, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Hu, W.-C. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E.-M. Sha. Write activity minimization for nonvolatile main memory via scheduling and recomputation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):584--592, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. J. Hu, C. J. Xue, W.-C. Tseng, Y. He, M. Qiu, and E. H.-M. Sha. Reducing write activities on non-volatile memories in embedded cmps via data migration and recomputation. In DAC '10, pages 350--355, New York, NY, USA, 2010. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. J. Hu, C. J. Xue, W.-C. Tseng, Q. Zhuge, and E. H.-M. Sha. Minimizing write activities to non-volatile memory via scheduling and recomputation. In SASP '10, pages 101--106. IEEE, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. P.-C. Huang, Y.-H. Chang, T.-W. Kuo, J.-W. Hsieh, and M. Lin. The behavior analysis of flash-memory storage systems. In ISORC '08, pages 529--534, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. J.-U. Kang, H. Jo, J.-S. Kim, and J. Lee. A superblock-based flash translation layer for NAND flash memory. In EMSOFT '06, pages 161--170, October 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. J. Kim, J. M. Kim, S. H.Hoh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for compactflash system. IEEE Transactions on Consumer Electronics, 48(2):366--375, May 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special issues in flash. In ICCAD '08, pages 821--826, Nov. 2008.Google ScholarGoogle ScholarCross RefCross Ref
  20. B. Lee, P. Zhou, J. Yang, Y. Zhang, B. Zhao, E. Ipek, O. Mutlu, and D. Burger. Phase-change technology and the future of main memory. Micro, IEEE, 30(1):143 --143, Jan. 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Transactions on Embedded Computing Systems}, 6(3):18, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. C. Park, W. Cheon, J. Kang, K. Roh, W. Cho, and J.-S. Kim. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computing Systems, 7(4):1--23, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Z. Qin, Y. Wang, D. Liu, and Z. Shao. Demand-based block-level address mapping in large-scale NAND flash storage systems. In CODES+ISSS'10, pages 173--182, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Z. Qin, Y. Wang, D. Liu, and Z. Shao. A two-level caching mechanism for demand-based page-level address mapping in NAND flash memory storage systems. In RTAS '11, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Z. Qin, Y. Wang, D. Liu, Z. Shao, and Y. Guan. MNFTL: An efficient flash translation layer for MLC NAND flash memory storage systems. In DAC '11, pages 17 --22, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Y. Wang, D. Liu, M. Wang, Z. Qin, Z. Shao, and Y. Guan. RNFTL: a reuse-aware {NAND} flash translation layer for flash memory. In LCTES'10, pages 163--172, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. C.-H. Wu and T.-W. Kuo. An adaptive two-level management for the flash translation layer in embedded systems. In ICCAD '06, pages 601--606, November 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  28. P.-L. Wu, Y.-H. Chang, and T.-W. Kuo. A file-system-aware ftl design for flash-memory storage systems. In DATE '09, pages 393--398, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li. Emerging non-volatile memories: opportunities and challenges. In CODES+ISSS '11, pages 325--334, New York, NY, USA, 2011. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. P. Zhou, Y. Du, Y. Zhang, and J. Yang. Fine-grained QoS scheduling for pcm-based main memory systems. In IPDPS '2010, pages 1--12, apr. 2010.Google ScholarGoogle ScholarCross RefCross Ref
  31. P. Zhou, B. Zhao, J. Yang, and Y. Zhang. A durable and energy efficient main memory using phase change memory technology. In ISCA '09, pages 14--23, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. BLog: block-level log-block management for NAND flash memorystorage systems

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGPLAN Notices
    ACM SIGPLAN Notices  Volume 48, Issue 5
    LCTES '13
    May 2013
    165 pages
    ISSN:0362-1340
    EISSN:1558-1160
    DOI:10.1145/2499369
    Issue’s Table of Contents
    • cover image ACM Conferences
      LCTES '13: Proceedings of the 14th ACM SIGPLAN/SIGBED conference on Languages, compilers and tools for embedded systems
      June 2013
      184 pages
      ISBN:9781450320856
      DOI:10.1145/2491899

    Copyright © 2013 ACM

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 20 June 2013

    Check for updates

    Qualifiers

    • research-article

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!