skip to main content
research-article

FTL2: a hybrid flash translation layer with logging for write reduction in flash memory

Authors Info & Claims
Published:20 June 2013Publication History
Skip Abstract Section

Abstract

NAND flash memory has been widely used to build embedded devices such as smartphones and solid state drives (SSD) because of its high performance, low power consumption, great shock resistance and small form factor. However, its lifetime and performance are greatly constrained by partial page updates, which will lead to early depletion of free pages and frequent garbage collections. On the one hand, partial page updates are prevalent as a large portion of I/O does not modify file contents drastically. On the other hand, general-purpose cache usually does not specifically consider and eliminate duplicated contents, despite its popularity.

In this paper, we propose a hybrid approach called FTL2, which employs both logging and mapping techniques in flash translation layer (FTL), to tackle the endurance problem and performance degradation caused by partial page updates in flash memory. FTL2 logs the latest contents in a high-speed temporary storage, called Content Cache to handle partial page updates. Experimental results show that FTL2 can greatly reduce page writes and postpone garbage collections with a small overhead.

References

  1. Arch Linux - A simple, lightweight Linux distribution. http://www.archlinux.org.Google ScholarGoogle Scholar
  2. MySQL Database. http://www.mysql.com/.Google ScholarGoogle Scholar
  3. N. Agrawal, V. Prabhakaran, T.Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for SSD performance. In USENIX 2008 Annual Technical Conference on Annual Technical Conference (ATC ?08), pages 57--70, 2008. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. ARM Ltd. ARM Cortex-A9 Processor. ARM Cortex-A9 Processors Whitepaper, 2009.Google ScholarGoogle Scholar
  5. L.-P. Chang and T.-W. Kuo. An efficient management scheme for large-scale flash-memory storage systems. In Proceedings of the 2004 ACM symposium on Applied computing (SAC ?04), pages 862--868, 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. F. Chen, D. A. Koufaty, and X. Zhang. Understanding intrinsic characteristics and system implications of flash memory based solid state drives. In Proceedings of the eleventh international joint conference on Measurement and modeling of computer systems (SIGMETRICS?09), pages 181--192, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. F. Chen, D. A. Koufaty, and X. Zhang. Hystor: making the best use of solid state drives in high performance storage systems. In Proceedings of the international conference on Supercomputing (ICS ?11), pages 22--32, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. F. Chen, T. Luo, and X. Zhang. CAFTL: a content-aware flash translation layer enhancing the lifespan of flash memory based solid state drives. In Proceedings of the 9th USENIX conference on File and stroage technologies (FAST ?11), pages 6--6, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. S. Choudhuri and T. Givargis. Performance improvement of block based NAND flash translation layer. In Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis (CODES+ISSS ?07), pages 257--262, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. J. Cooke. The inconvenient truths of NAND flash memory. In Flash Memory Summit, 2007.Google ScholarGoogle Scholar
  11. A. Gupta, R. Pisolkar, B. Urgaonkar, and A. Sivasubramaniam. Leveraging value locality in optimizing NAND flash-based SSDs. In Proceedings of the 9th USENIX conference on File and stroage technologies (FAST ?11), pages 7--7, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Y. Ho, G.M. Huang, and P. Li. Nonvolatile memristor memory: device characteristics and design implications. In Proceedings of the 2009 International Conference on Computer-Aided Design (ICCAD ?09), pages 485--490, New York, NY, USA, 2009. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Hu,W.-C. Tseng, C. Xue, Q. Zhuge, Y. Zhao, and E.-M. Sha. Write activity minimization for nonvolatile main memory via scheduling and recomputation. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 30(4):584--592, 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. L. Jiang, Y. Zhang, and J. Yang. Enhancing phase change memory lifetime through fine-grained current regulation and voltage upscaling. In 2011 International Symposium on Low Power Electronics and Design (ISLPED ?11), pages 127--132, aug. 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. L. Jiang, Y. Zhang, and J. Yang. ER: elastic RESET for low power and long endurance MLC based phase change memory. In Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design (ISLPED ?12), pages 39--44, New York, NY, USA, 2012. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. L. Jiang, B. Zhao, Y. Zhang, J. Yang, and B. Childers. Improving write operations in MLC phase change memory. In IEEE 18th International Symposium on High Performance Computer Architecture (HPCA ?12), pages 1--10, Feb. 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. R. Johnson, I. Pandis, N. Hardavellas, A. Ailamaki, and B. Falsafi. Shore-MT: a scalable storage manager for the multicore era. In Proceedings of the 12th International Conference on Extending Database Technology: Advances in Database Technology (EDBT ?09), pages 24--35, New York, NY, USA, 2009. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. T. Kgil, D. Roberts, and T. Mudge. Improving NAND flash based disk caches. In Proceedings of the 35th International Symposium on Computer Architecture (ISCA ?08), pages 327--338, Washington, DC, USA, 2008. IEEE Computer Society. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. H. Kim and S. Ahn. BPLRU: a buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST?08), pages 16:1--16:14, Berkeley, CA, USA, 2008. USENIX Association. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. Y. Kim, B. Tauras, A. Gupta, and B. Urgaonkar. FlashSim: A simulator for NAND flash-based solid-state drives. In Proceedings of the 2009 First International Conference on Advances in System Simulation (SIMUL ?09), pages 125--131, 2009. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Y.-R. Kim, K.-Y. Whang, and I.-Y. Song. Page-differential logging: an efficient and DBMS-independent approach for storing data into flash memory. In Proceedings of the 2010 international conference on Management of data (SIGMOD ?10), pages 363--374, 2010. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. T.-W. Kuo, Y.-H. Chang, P.-C. Huang, and C.-W. Chang. Special issues in flash. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD ?08), pages 821--826, November 2008.Google ScholarGoogle ScholarCross RefCross Ref
  23. S.-W. Lee and B. Moon. Design of flash-based DBMS: an in-page logging approach. In Proceedings of the 2007 ACM SIGMOD international conference on Management of data (SIGMOD ?07), pages 55--66, 2007. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. D. Liu, T. Wang, Y. Wang, Z. Qin, and Z. Shao. PCM-FTL: a writeactivity- aware NAND flash memory management scheme for PCMbased embedded systems. In Proceedings of 2011 IEEE 32nd Real-Time Systems Symposium (RTSS ?11), pages 357--366, Dec. 2011. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. D. Liu, T. Wang, Y. Wang, Z. Qin, and Z. Shao. A block-level flash memory management scheme for reducing write activities in PCMbased embedded systems. In Proceedings of 15th IEEE/ACM Design, Automation Test in Europe Conference Exhibition (DATE ?12), pages 1447--1450, march 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. D. Liu, Y. Wang, Z. Qin, Z. Shao, and Y. Guan. A space reuse strategy for flash translation layers in SLC NAND flash memory storage systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20(6):1094--1107, june 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. NetApp. Postmark benchmark. http://www.netapp.com/, 2012.Google ScholarGoogle Scholar
  28. Z. Qin, Y.Wang, D. Liu, and Z. Shao. Real-time flash translation layer for NAND flash memory storage systems. In Proceedings of the 2012 IEEE 18th Real Time and Embedded Technology and Applications Symposium. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Z. Qin, Y. Wang, D. Liu, and Z. Shao. Demand-based block-level address mapping in large-scale NAND flash storage systems. In Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES/ISSS?10), pages 173---182, New York, NY, USA, 2010. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. H. Reiser. Reiserfs. http://rfsd.sourceforge.net, 2013.Google ScholarGoogle Scholar
  31. Y. Saito. IOTRACE - Disk I/O Tracing Utility for Linux 2.6 Kernels.Google ScholarGoogle Scholar
  32. SAMSUNG Corporation. SAMSUNG 1G x 8 Bit / 2G x 8 Bit NAND Flash Memory. 2005.Google ScholarGoogle Scholar
  33. SAMSUNG Corporation. SAMSUNG NAND flash memory. http://www.samsung.com/global/business/semiconductor, 2009.Google ScholarGoogle Scholar
  34. SimpleScalar LLC. SimpleScalar (ARM Target) Version 4.0. http://www.simplescalar.com/v4test.html.Google ScholarGoogle Scholar
  35. Steve Shaw. Hammerora -- the open source oracle load test tool. http://hammerora.sourceforge.net.Google ScholarGoogle Scholar
  36. G. Sun, Y. Joo, Y. Chen, D. Niu, Y. Xie, Y. Chen, and H. Li. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA ?10), pages 1--12, Jan. 2010.Google ScholarGoogle ScholarCross RefCross Ref
  37. Transaction Processing Performance Council. TPC Benchmarks. http://www.tpc.org/.Google ScholarGoogle Scholar
  38. C. Wang and W.-F.Wong. ADAPT: Efficient workload-sensitive flash management based on adaptation, prediction and aggregation. In Proceedings of IEEE 28th Symposium on on Massive Data Storage (MSST ?12), 2012.Google ScholarGoogle ScholarCross RefCross Ref
  39. C. Wang and W.-F. Wong. Observational wear leveling: An efficient algorithm for flash memory management. In Proceedings of 49th ACM/EDAC/IEEE Design Automation Conference (DAC ?12), pages 235--242, june 2012. Google ScholarGoogle ScholarDigital LibraryDigital Library
  40. Y. Wang, D. Liu, M. Wang, Z. Qin, Z. Shao, and Y. Guan. RNFTL: a reuse-aware NAND flash translation layer for flash memory. In Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems (LCTES ?10), pages 163--172, New York, NY, USA, 2010. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library
  41. C.-H. Wu, T.-W. Kuo, and C.-L. Yang. A space-efficient caching mechanism for flash-memory address translation. In Proceedings of the Ninth IEEE International Symposium on Object and Component-Oriented Real-Time Distributed Computing (ISORC ?06), pages 64--71, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  42. C. J. Xue, Y. Zhang, Y. Chen, G. Sun, J. J. Yang, and H. Li. Emerging non-volatile memories: opportunities and challenges. In Proceedings of the seventh IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, CODES+ISSS ?11, pages 325--334, New York, NY, USA, 2011. ACM. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. FTL2: a hybrid flash translation layer with logging for write reduction in flash memory

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!