Abstract
DRAM is usually used as main memory for program execution. The thermal behavior of a memory block in a 3D SIP is affected not only by the power behavior but also the heat dissipating ability of that block. The power behavior of a block is related to the applications run on the system, while the heat dissipating ability is determined by the number of tier and the position the block locates. Therefore, a thermal-aware memory allocator should consider the following two points. First, the allocator should consider not only the power behavior of a logic block but also the physical location during memory mapping and second, the changing temperature of a physical block during execution of programs. In this article, we will propose a memory mapping algorithm taking into consideration these two points. Our technique can be classified as static thermal management to be applied to embedded software designs. Experiments show that for single-core systems, our method can reduce the temperature of memory system by 17.1°C, as compared to a straightforward mapping in the best case, and 13.3°C on average. For systems with four cores, the temperature reductions are 9.9°C and 11.6°C on average when L1 cache of each core is set to 4KB and 8KB, respectively.
- Brooks, D. and Martonosi, M. 2001. Dynamic thermal management for high-performance microprocessors. In Proceedings of the International Symposium on High-Performance Computer Architecture. 171--182. Google Scholar
Digital Library
- Burger, D. C., Austin, T. M., and Bennett, S. 1997. Evaluating future microprocessors—the simplescalar tool set. Tech. rep. University of Wisconsin-Madison, CS Department 1342, Madison, WI.Google Scholar
- Huangry, W., Sankaranarayanany, K., Ribandoz, R. J., Stan, M. R., and Skadron, K. 2005. An improved block-based thermal model in hotspot 4.0 with granularity consideration. In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking.Google Scholar
- HYNIX. 2003. Hy5du12822d(l)tp-xi/hy5du121622d(l)tp-xi 512Mb DDR SDRAM technical data sheet. http://www.hynix.com/.Google Scholar
- JM H.264/AVC CODEC. 2008. Jm h.264/avc codec 14.1. http://iphome.hhi.de/suehring/tml/.Google Scholar
- Kim, Y. I., Yang, K. H., and Lee, W. S. 2004. Thermal degradation of dram retention time: Characterization and improving techniques. In Proceedings of the International Reliability Physics Symposium. 667--668.Google Scholar
- Lee, C., Potkonjak, M., and Mangione-Smith, W. H. 1997. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of the International Symposium on Microarchitecture. 330--335. Google Scholar
Digital Library
- Li, Y., Brooks, D., Hu, Z., and Skadron, K. 2005. Performance, energy, and thermal considerations for smt and cmp architectures. In Proceedings of the International Symposium on High-Performance Computer Architecture. 71--82. Google Scholar
Digital Library
- Low, Y. L., Frye, R., and Conner, K. J. O. 1998. Design methodology for chip-on-chip applications. IEEE Trans. Components, Pack. Manufac. Techno. 21, 3, 298--301.Google Scholar
Cross Ref
- Malik, A., Moyer, B., and Cermak, D. 2000. A lower power unified cache architecture providing power and performance flexibility. In Proceedings of the International Symposium on Low Power Electronics and Designs. 241--243. Google Scholar
Digital Library
- Mutyam, M., Li, F., Narayanan, V., Kandemir, M., and Irwin, M. J. 2006. Compiler-directed thermal management for vliw functional units. In Proceedings of the Conference on Languages, Compilers, and Tools for Embedded Systems. 163--172. Google Scholar
Digital Library
- Pancescu, A. 2007. SOFTPEDIA hynix storms the nand industry-24 nand memory chips only 1.4mm thick. http://news.softpedia.com/news/Hynix-Storms-The-NAND-Industry-64930.shtml.Google Scholar
- Puttaswamy, K. and Loh, G. H. 2006. Thermal analysis of a 3D die-stacked high-performance microprocessor. In Proceedings of the Great Lakes Symposium on VLSI. 19--24. Google Scholar
Digital Library
- Sankaranarayanan, K., Velusamy, S., Stan, M., and Skadron, K. 2005. A case for thermal-aware floorplanning at the microarchitectural level. J. Instruction-Level Parall. 7.Google Scholar
- Skadron, K., Abdelzaher, T., and Stan, M. R. 2002. Control theoretic techniques and thermal-rc modeling for accurate and localized dynamic thermal management. In Proceedings of the International Symposium on High-Performance Computer Architecture. 17--28. Google Scholar
Digital Library
- Tai, K. L. 2000. System-in-package (sip): Challenges and opportunities. In Proceedings of the Asia and South Pacific Design Automation Conference. 191--196. Google Scholar
Digital Library
- Tai, K. L., Frye, R. C., Han, B. J., Lau, M. Y., and Kossives, D. 1995. A chip-on-chip DSP/SRAM multichip module. In Proceedings of the International Conference on Multichip Modules. 466--471.Google Scholar
- Tsai, Y.-F., Xie, Y., Vijaykrishnan, N., and Irwin, M. J. 2005. Three-dimensional cache design exploration using 3dcacti. In Proceedings of the International Conference on Computer Design. 519--524. Google Scholar
Digital Library
- Wang, M., Suzuki, K., and Dai, W. 2001a. Memory and logic integration for system-in-a-package. In Proceedings of the 4th International Conference on ASIC. 843--847.Google Scholar
- Wang, M., Suzuki, K., Dai, W., Sakai, A., and Watanabe, K. 2001b. Configurable area-io memory for system-in-a-package (sip). In Proceedings of the 27th European Solid-State Circuits Conference. 385--388.Google Scholar
- Wang, M. X., Suzuki, K., Dai, W., Low, Y. L., Conner, K. J. O., and Tai, K. L. 2000. Integration of large-scale FPGA and DRAM in a package using chip-on-chip technology. In Proceedings of the Asia and South Pacific Design Automation Conference. 205--210. Google Scholar
Digital Library
Index Terms
Thermal-aware memory mapping in 3D designs
Recommendations
Thermal-aware memory mapping in 3D designs
DATE '09: Proceedings of the Conference on Design, Automation and Test in EuropeDRAM is usually used as main memory for program execution. The thermal behavior of a memory block in a 3D SIP is affected not only by the power behavior but also the heat dissipating ability of that block. The power behavior of a block is related to the ...
Access-Aware Memory Thermal Management
NAS '14: Proceedings of the 2014 9th IEEE International Conference on Networking, Architecture, and StorageRecently, thermal management of memory subsystem has become an issue for server platforms. An effective solution is to gate processor cores and thus stop sending memory requests when memory thermal emergency happens. Existing schemes usually treat all ...
Thermal/performance characterization of CMPs with 3D-stacked DRAMs under synergistic voltage-frequency control of cores and DRAMs
RACS: Proceedings of the 2015 Conference on research in adaptive and convergent systemsChip-Multiprocessors (CMPs) with 3D-stacked DRAMs is promising for solving the memory wall problem, but the high power density makes 3D ICs frequently operate at or near the thermal limit. System hot spot of a CMP with 3D-stacked DRAMs is usually in ...






Comments