Abstract
To ensure thermal safety and to avoid performance degradation from temperature regulation in 3D NoC, we propose a new temperature-traffic control framework. The framework contains the vertical throttling-based runtime thermal management (VT-RTM) scheme and the transport-layer assisted routing (TLAR) scheme. VT-RTM scheme increases the cooling speed and maintains high availability. TLAR scheme sustains the throughput of the nonstationary irregular mesh network. In our experiments, VT-RTM scheme reduces cooling time by 84% and achieves 98% network availability; the overall performance impact is around 8% of traditional schemes. TLAR scheme reduces average latency by 35∼% and improves sustainable throughput by 76%
- Ascia, G., Catania, V., Palesi, M., and Patti, D. 2006. Neighbors-on-path: A new selection strategy for on-chip networks. In Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems For Real Time Multimedia. 79--84. Google Scholar
Digital Library
- Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A. 2007. Routing table minimization for irregular mesh NoCs, In Proceedings of the Design Automation & Test in Europe Conference (DATE'07). 942--947. Google Scholar
Digital Library
- Chao, C.-H., Jheng, K.-Y., Wang, H.-Y., Wu, J.-C., and Wu, A.-Y. 2010. Traffic and thermal-aware run-time thermal management scheme for 3D NoC systems. In Proceedings of the ACM/IEEE International Symposium on Networks-on-Chip (NOCS'10). 223--230. Google Scholar
Digital Library
- Chen, K.-C., Lin, S.-Y., Shen, W.-C., and Wu, A.-Y. 2011. A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks. Design Autom. Emb. Syst. 15, 2, 111--132.Google Scholar
Digital Library
- Feero, B. S. and Pande, P. P. 2009. Networks-on-chip in a three dimensional environment: A performance evaluation. IEEE Trans. Comput. 58, 1, 32--45. Google Scholar
Digital Library
- Gratz, P., Grot, B., and Kecker, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA). 203--214Google Scholar
- Huang, W., Ghosh, S., Velusamy, S., Sankaranarayanan, K., Skadron, K., and Stan, M. R. 2006. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. Very Large Scale Integr. Syst. 14, 5, 501--513 Google Scholar
Digital Library
- Hoskote, Y., Vangal, S., Singh, A., Borkar, N., and Borkar, S. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27, 5, 51--61. Google Scholar
Digital Library
- Jheng, K.-Y., Chao, C.-H., Wang, H.-Y., and Wu, A.-Y. 2010. Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'10). 135--138.Google Scholar
- Lin, S.-Y., Huang, C.-H., Chao, C.-H., Huang, K.-H., and Wu, A.-Y. 2008. Traffic-balanced routing algorithm for irregular mesh-based on-chip networks. IEEE Trans. Comput. 57, 9, 1156--1168. Google Scholar
Digital Library
- Lin, S.-Y., Yin, T.-C., Wang, H.-Y., and Wu, A.-Y. 2011. Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip system. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'11). 135--138.Google Scholar
- Pavlidis, V. and Friedman, E. 2007. 3-D Topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 15, 10, 1081--1090. Google Scholar
Digital Library
- Palesi, M., Holsmark, R., Kumar, S., and Carania, V. 2009. Application specific routing algorithms for network on chip. IEEE Trans. Parallel Distrib. Syst. 20, 3, 316--330. Google Scholar
Digital Library
- Shang, L., Peh, L., Kumar, A., and Jha, N. K. 2004. Thermal modeling, characterization and management of on-chip networks. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (Micro'04). 67--78. Google Scholar
Digital Library
Index Terms
Transport-layer-assisted routing for runtime thermal management of 3D NoC systems
Recommendations
Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems
NOCS '10: Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-ChipThree-dimensional network-on-chip (3D NoC), the combination of NoC and die-stacking 3D IC technology, is motivated to achieve lower latency, lower power consumption, and higher network bandwidth. However, the length of heat conduction path and power ...
Topology-Aware Adaptive Routing for Nonstationary Irregular Mesh in Throttled 3D NoC Systems
Three-dimensional network-on-chip (3D NoC) has been proposed to solve the complex on-chip communication issues in future 3D multicore systems. However, the thermal problems of 3D NoC are more serious than 2D NoC due to chip stacking. To keep the ...
On Runtime Communication- and Thermal-aware Application Mapping in 3D NoC
NOCS '17: Proceedings of the Eleventh IEEE/ACM International Symposium on Networks-on-ChipMany-core systems connected by 3D Network-on-Chips (NoC) are emerging as a promising computation engine for systems like cloud computing servers, big data systems, etc. Mapping applications at runtime to 3D NoCs is the key to maintain high throughput of ...






Comments