skip to main content
research-article

Transport-layer-assisted routing for runtime thermal management of 3D NoC systems

Published:05 September 2013Publication History
Skip Abstract Section

Abstract

To ensure thermal safety and to avoid performance degradation from temperature regulation in 3D NoC, we propose a new temperature-traffic control framework. The framework contains the vertical throttling-based runtime thermal management (VT-RTM) scheme and the transport-layer assisted routing (TLAR) scheme. VT-RTM scheme increases the cooling speed and maintains high availability. TLAR scheme sustains the throughput of the nonstationary irregular mesh network. In our experiments, VT-RTM scheme reduces cooling time by 84% and achieves 98% network availability; the overall performance impact is around 8% of traditional schemes. TLAR scheme reduces average latency by 35∼% and improves sustainable throughput by 76%

References

  1. Ascia, G., Catania, V., Palesi, M., and Patti, D. 2006. Neighbors-on-path: A new selection strategy for on-chip networks. In Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems For Real Time Multimedia. 79--84. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Bolotin, E., Cidon, I., Ginosar, R., and Kolodny, A. 2007. Routing table minimization for irregular mesh NoCs, In Proceedings of the Design Automation & Test in Europe Conference (DATE'07). 942--947. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Chao, C.-H., Jheng, K.-Y., Wang, H.-Y., Wu, J.-C., and Wu, A.-Y. 2010. Traffic and thermal-aware run-time thermal management scheme for 3D NoC systems. In Proceedings of the ACM/IEEE International Symposium on Networks-on-Chip (NOCS'10). 223--230. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Chen, K.-C., Lin, S.-Y., Shen, W.-C., and Wu, A.-Y. 2011. A scalable built-in self-recovery (BISR) VLSI architecture and design methodology for 2D-mesh based on-chip networks. Design Autom. Emb. Syst. 15, 2, 111--132.Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Feero, B. S. and Pande, P. P. 2009. Networks-on-chip in a three dimensional environment: A performance evaluation. IEEE Trans. Comput. 58, 1, 32--45. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Gratz, P., Grot, B., and Kecker, S. W. 2008. Regional congestion awareness for load balance in networks-on-chip. In Proceedings of the IEEE Symposium on High Performance Computer Architecture (HPCA). 203--214Google ScholarGoogle Scholar
  7. Huang, W., Ghosh, S., Velusamy, S., Sankaranarayanan, K., Skadron, K., and Stan, M. R. 2006. HotSpot: A compact thermal modeling methodology for early-stage VLSI design. IEEE Trans. Very Large Scale Integr. Syst. 14, 5, 501--513 Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Hoskote, Y., Vangal, S., Singh, A., Borkar, N., and Borkar, S. 2007. A 5-GHz mesh interconnect for a teraflops processor. IEEE Micro 27, 5, 51--61. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Jheng, K.-Y., Chao, C.-H., Wang, H.-Y., and Wu, A.-Y. 2010. Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'10). 135--138.Google ScholarGoogle Scholar
  10. Lin, S.-Y., Huang, C.-H., Chao, C.-H., Huang, K.-H., and Wu, A.-Y. 2008. Traffic-balanced routing algorithm for irregular mesh-based on-chip networks. IEEE Trans. Comput. 57, 9, 1156--1168. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. Lin, S.-Y., Yin, T.-C., Wang, H.-Y., and Wu, A.-Y. 2011. Traffic-and thermal-aware routing for throttled three-dimensional network-on-chip system. In Proceedings of the IEEE International Symposium on VLSI Design, Automation, and Test (VLSI-DAT'11). 135--138.Google ScholarGoogle Scholar
  12. Pavlidis, V. and Friedman, E. 2007. 3-D Topologies for networks-on-chip. IEEE Trans. Very Large Scale Integr. Syst. 15, 10, 1081--1090. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Palesi, M., Holsmark, R., Kumar, S., and Carania, V. 2009. Application specific routing algorithms for network on chip. IEEE Trans. Parallel Distrib. Syst. 20, 3, 316--330. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Shang, L., Peh, L., Kumar, A., and Jha, N. K. 2004. Thermal modeling, characterization and management of on-chip networks. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture (Micro'04). 67--78. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Transport-layer-assisted routing for runtime thermal management of 3D NoC systems

              Recommendations

              Comments

              Login options

              Check if you have access through your login credentials or your institution to get full access on this article.

              Sign in

              Full Access

              PDF Format

              View or Download as a PDF file.

              PDF

              eReader

              View online with eReader.

              eReader
              About Cookies On This Site

              We use cookies to ensure that we give you the best experience on our website.

              Learn more

              Got it!