Abstract
Application-specific multicore architectures are usually designed by using a configurable platform in which a set of parameters can be tuned to find the best trade-off in terms of the selected figures of merit (such as energy, delay, and area). This multi-objective optimization phase is called Design-Space Exploration (DSE). Among the design-time (hardware) configurable parameters we can find the memory subsystem configuration (such as cache size and associativity) and other architectural parameters such as the instruction-level parallelism of the system processors. Among the runtime (software) configurable parameters we can find the degree of task-level parallelism associated with each application running on the platform.
The contribution of this article is twofold; first, we introduce an evolutionary (NSGA-II-based) methodology for identifying a hardware configuration which is robust with respect to applications and corresponding datasets. Second, we introduce a novel runtime heuristic that exploits design-time identified operating points to provide guaranteed throughput to each application. Experimental results show that the design-time/runtime combined approach improves the runtime performance of the system with respect to existing reference techniques, while meeting the overall power budget.
- Ascia, G., Catania, V., Nuovo, A. G. D., Palesi, M., and Patti, D. 2007. Efficient design space exploration for application specific systems-on-a-chip. J. Syst. Archit. 53, 10, 733--750. Google Scholar
Digital Library
- Banerjee, S., Surendra, G., and Nandy, S. K. 2008. On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation. J. Syst. Archit. 54, 8, 797--815. Google Scholar
Digital Library
- Bergamaschi, R., Han, G., Buyuktosunoglu, A., Patel, H., Nair, I., Dittmann, G., Janssen, G., Dhanwada, N., Hu, Z., Bose, P., and Darringer, J. 2008. Exploring power management in multi-core systems. In Proceedings of the Asia and South Pacific Design Automation Conference (ASPDAC'08). 708--713. Google Scholar
Digital Library
- Bishop, C. 2002. Neural Networks for Pattern Recognition. Oxford University Press.Google Scholar
- Blum, A. 1992. Neural Networks in C++: An Object-Oriented Framework for Building Connectionist Systems. John Wiley and Sons, New York. Google Scholar
Digital Library
- Castillo, P. A., Mora, A. M., Guervos, J. J. M., Laredo, J. L. J., Moreto, M., Cazorla, F. J., Valero, M., and McKee, S. A. 2008. Architecture performance prediction using evolutionary artificial neural networks. In Proceedings of the Conference on Applications of Evolutionary Computing (Evo'08). 175--183. Google Scholar
Digital Library
- Cook, H. and Skadron, K. 2008. Predictive design space exploration using genetically programmed response surfaces. In Proceedings of the 45th Annual Design Automation Conference (DAC'08). ACM Press, New York, 960--965. Google Scholar
Digital Library
- Curtis-Maury, M., Blagojevic, F., Antonopoulos, C. D., and Nikolopoulos, D. S. 2008. Prediction-based power-performance adaptation of multithreaded scientific codes. IEEE Trans. Parallel Distrib. Syst. 19, 10, 1396--1410. Google Scholar
Digital Library
- Czyzak, P. and Jaszkiewicz, A. 1998. Pareto simulated annealing - A metaheuristic technique for multiple-objective combinatorial optimisation. J. Multi-Criteria Decis. Anal. 7, 7, 34--47.Google Scholar
Cross Ref
- Deb, K., Pratap, A., Agarwal, S., and Meyarivan, T. 2002. A fast and elitist multiobjective genetic algorithm: NSGA-II. IEEE Trans. Evolut. Comput. 6, 2, 182--197. Google Scholar
Digital Library
- Emmerich, M., Giannakoglou, K., and Naujoks, B. 2006. Single- and multiobjective evolutionary optimization assisted by gaussian random field metamodels.IEEE Trans. Evolut. Comput. 10, 4, 421--439. Google Scholar
Digital Library
- Emmerich, M. T. M. 2005. Single- and multi-objective evolutionary design optimization assisted by gaussian random field metamodels. Ph.D. thesis, University of Dortmund.Google Scholar
- Gordon, M. I., Thies, W., and Amarasinghe, S. 2006. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'06). ACM Press, New York, 151--162. Google Scholar
Digital Library
- Gordon, M. I., Thies, W., Karczmarek, M., Lin, J., Meli, A. S., Lamb, A. A., Leger, C., Wong, J., Hoffmann, H., Maze, D., and Amarasinghe, S. 2002. A stream compiler for communication-exposed architectures. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'02). ACM Press, New York, 291--303. Google Scholar
Digital Library
- Hwang, C. L. and Masud, A. S. M. 1979. Multiple objective decision making -- Methods and applications: A state-of the-art survey. In Lecture Notes in Economics and Mathematical Systems, vol. 164, Springer.Google Scholar
- Ipek, E., McKee, S. A., Caruana, R., De Supinski, B. R., and Schulz, M. 2006. Efficiently exploring architectural design spaces via predictive modeling. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'06). 195--206. Google Scholar
Digital Library
- Isci, C., Buyuktosunoglu, A., Cher, C., Bose, P., and Martonosi, M. 2006. An analysis of efficient multi-core global power management policies: Maximizing performance for a given power budget. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 347--358. Google Scholar
Digital Library
- Jin, Y., Olhofer, M., and Sendhoff, B. 2000. On evolutionary optimization with approximate fitness functions. In Proceedings of the Genetic and Evolutionary Computation Conference (GECCO'00). 786--793.Google Scholar
- Jin, Y., Olhofer, M., and Sendhoff, B. 2001. Managing approximate models in evolutionary aerodynamic design optimization. In Proceedings of the Congress on Evolutionary Computation. Vol. 1, 592--599.Google Scholar
- Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J. 2006a. Construction and use of linear regression models for processor performance analysis. In Proceedings of the Symposium on High Performance Computer Architecture. IEEE Computer Society, 99--108.Google Scholar
- Joseph, P. J., Vaswani, K., and Thazhuthaveetil, M. J. 2006b. A predictive performance model for superscalar processors. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06). IEEE Computer Society, Alamitos, CA, 161--170. Google Scholar
Digital Library
- Keutzer, K., Newton, A., Rabaey, J., and Sangiovanni-Vincentelli, A. 2000. System-level design: Orthogonalization of concerns and platform-based design.IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 19, 12, 1523--1543. Google Scholar
Digital Library
- Knowles, J. 2006. Parego: A hybrid algorithm with on-line landscape approximation for expensive multiobjective optimization problems.IEEE Trans. Evolut. Comput. 10, 1, 50--66. Google Scholar
Digital Library
- Kugele, S. C., Watson, L. T., and Trosset, M. W. 2007. Interplay of numerical integration with gradient based optimization algorithms for robust design optimization. In Proceedings of the IEEE Southeast Conference. 472--477.Google Scholar
- Lee, B. C. and Brooks, D. M. 2006. Accurate and efficient regression modeling for microarchitectural performance and power prediction. In Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'06). 185--194. Google Scholar
Digital Library
- Li, B., Peng, L., and Ramadass, B. 2009. Accurate and efficient processor performance prediction via regression tree based modeling. J. Syst. Archit. 55, 10--12, 457--467. Google Scholar
Digital Library
- Li, Y., Lee, B., Brooks, D., Hu, Z., and Skadron, K. 2006. Cmp design space exploration subject to physical constraints. In Proceedings of the 12th International High-Performance Computer Architecture Symposium. 17--28.Google Scholar
- Mariani, G., Avasare, P., Vanmeerbeeck, G., Ykman-Couvreur, C., Palermo, G., Silvano, C., and Zaccaria, V. 2010a. An industrial design space exploration framework for supporting run-time resource management on multi-core systems. In Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'10). 196--201. Google Scholar
Digital Library
- Mariani, G., Brankovic, A., Palermo, G., Jovic, J., Zaccaria, V., and Silvano, C. 2010b. A correlation-based design space exploration methodology for multi-processor systems-on-chip. In Proceedings of the 47th ACM/IEEE Design Automation Conference (DAC'10). 120--125. Google Scholar
Digital Library
- Mariani, G., Palermo, G., Silvano, C., and Zaccaria, V. 2009. A design space exploration methodology supporting run-time resource management for multi-processor systems-on-chip. In Proceedings of the 7th IEEE Symposium Application Specific Processors (SASP'09). 21--28.Google Scholar
- Martinez, J. and Ipek, E. 2009. Dynamic multicore resource management: A machine learning approach. IEEE Micro 29, 5, 8--17. Google Scholar
Digital Library
- Masters, T. 1993. Practical Neural Network Recipes in C++. Academic Press Professional, San Diego, CA. Google Scholar
Digital Library
- McVoy, L. and Staelin, C. 1996. Lmbench: Portable tools for performance analysis. In Proceedings of the Annual Conference on USENIX Annual Technical Conference. USENIX Association, Berkeley, CA, 23--23. Google Scholar
Digital Library
- Mignolet, J.-Y., Baert, R., Ashby, T., Avasare, P., Jang, H.-O., and Son, J. C. 2009. Mpa: Parallelizing an application onto a multicore platform made easy. IEEE Micro 29, 3, 31--39. Google Scholar
Digital Library
- Nollet, V., Verkest, D., and Corporaal, H. 2010. A safari through the mpsoc run-time management jungle. J. Signal Process. Syst. 60, 251--268. Google Scholar
Digital Library
- Ozisikyilmaz, B., Memik, G., and Choudhary, A. 2008. Machine learning models to predict performance of computer system design alternatives. In Proceedings of the 37th International Conference on Parallel Processing (ICPP'08). 495--502. Google Scholar
Digital Library
- Palermo, G., Silvano, C., and Zaccaria, V. 2008. Robust optimization of soc architectures: A multi-scenario approach. In Proceedings of the IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia (ESTIMEDIA'08). 7--12.Google Scholar
- Palermo, G., Silvano, C., and Zaccaria, V. 2009. ReSPIR: A response surface-based Pareto iterative refinement for application-specific design space exploration. IEEE Trans. Comput. Aid. Des. Integr. Circ. 28, 12, 1816--1829. Google Scholar
Digital Library
- Renau, J., Fraguela, B., Tuck, J., Liu, W., Prvulovic, M., Ceze, L., Sarangi, S., Sack, P., Strauss, K., and Montesinos, P. 2005. SESC simulator. http://sesc.sourceforge.net.Google Scholar
- Santner, T. J., Williams, B. J., and Notz, W. I. 2003. The Design and Analysis of Computer Experiments. Springer.Google Scholar
- Shojaei, H., Ghamarian, A., Basten, T., Geilen, M., Stuijk, S., and Hoes, R. 2009. A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for cmp run-time management. In Proceedings of the 46th Conference on Design Automation (DAC'09). ACM Press, New York. Google Scholar
Digital Library
- Simunic, T., Benini, L., Acquaviva, A., Glynn, P., and De Micheli, G. 2001. Dynamic voltage scaling and power management for portable systems. In Proceedings of the Design Automation Conference. 524--529. Google Scholar
Digital Library
- Woo, S. C., Ohara, M., Torrie, E., Singh, J. P., and Gupta, A. 1995. The splash-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Computer Architecture Symposium. 24--36. Google Scholar
Digital Library
- Ykman-Couvreur, C., Nollet, V., Catthoor, F., and Corporaal, H. 2011. Fast multidimension multichoice knapsack heuristic for mp-soc runtime management. ACM Trans. Embed. Comput. Syst. 10, 35:1--35:16. Google Scholar
Digital Library
- Ykman-Couvreur, C., Nollet, V., Marescaux, T., Brockmeyer, E., Catthoor, F., and Corporaal, H. 2006. Pareto-based application specification for mp-soc customized run-time management. In Proceedings of the International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS'06). 78--84.Google Scholar
Index Terms
Design-space exploration and runtime resource management for multicores
Recommendations
Design space exploration of SW beamformer on GPU
Ultrasound imaging has become one of the most widely used modalities in medical diagnosis today. However, real-time ultrasound imaging requires large amount of data transfer and massive computation and therefore mainly relies on a complex dedicated ...
Decentralized dynamic resource management support for massively parallel processor arrays
ASAP '11: Proceedings of the ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and ProcessorsThis paper presents a hardware-supported resource management methodology for massively parallel processor arrays. It enables processing elements to autonomously explore resource availability in their neighborhood. To support resource exploration, we ...
HARS: A hardware-assisted runtime software for embedded many-core architectures
Special Issue on Design Challenges for Many-Core Processors, Special Section on ESTIMedia'13 and Regular PapersThe current trend in embedded computing consists in increasing the number of processing resources on a chip. Following this paradigm, cluster-based many-core accelerators with a shared hierarchical memory have emerged. Handling synchronizations on these ...






Comments