Abstract
The self-tuning regulator (STR) is a popular adaptive control algorithm. A high-performance computer is required for its implementation due to the heavy online computational burden. To extend STR for more real-time applications, a parallel hardware implementation on a low-cost reconfigurable computer is presented. The hardware was incorporated with multistage matrix multiplication (MMM) and trace technique to enhance the processing speed. This design was deeply pipelined to achieve high throughput. The algorithm was prototyped on a Xilinx field-programmable gate array (FPGA) device with a maximum operating frequency of 210.436 MHz. Application-specific integrated circuit (ASIC) implementation of STR was reported.
Supplemental Material
Available for Download
The proof is given in an electronic appendix, available online in the ACM Digital Library.
- Karl Johan Aström and Bjorn Wittenmark. 1973. On self-tuning regulators. Automatica 9, 2, 185--199. Google Scholar
Digital Library
- Karl Johan Aström and Bjorn Wittenmark. 2001. Adaptive Control 2nd. Ed. Pearson Education Pte Ltd, Delhi, India.Google Scholar
- K. J. Burnham, K. J. Disdell, D. J. G. James, and C. A. Smith. 1995. Developments in industrial applications of self-tuning control. J. Control Eng. Pract. 3, 9, 1265--1276.Google Scholar
Cross Ref
- C. Canudas-de-Wit and J. Carrillo. 1988. A modified RLS algorithm for system with bounded disturbance. In Proceedings of the IFAC Symposium on System Parameters Identification. 879--884.Google Scholar
- JiaYing Cao, Zoran Salcic, and Sing Kiong Nguang. 2001. A generic single-chip second-order system digital self-tuning regulator. In Proceedings of the 9th Mediterranean Conference Control and Automation.Google Scholar
- JiaYing Cao, Zoran Salcic, and Sing Kiong Nguang. 2002. A floating-point all hardware self-tuning regulator for second order systems. In Proceedings of the IEEE Region 10 Conference on Computers, Communications, Control and Power Engineering (TENCON). Vol. 3, 1733--173.Google Scholar
- Xiaoheng Chen and Venkatesh Akella. 2011. Exploiting data-level parallelism for energy-efficient implementation of LDPC decoders and DCT on an FPGA. ACM Trans. Reconfigurable Technol. Syst. 4, 4, 37:1--37:17. Google Scholar
Digital Library
- D. W. Clarke and P. J. Gawthrop. 1975. Self-tuning controller. Proc. IEE 122, 9, 929--934.Google Scholar
Cross Ref
- H. A. Daniel and A. E. B. Ruano. 1999. Performance comparison of parallel architectures for real time control Microprocess. Microsyst. 23, 6, 325--336.Google Scholar
Cross Ref
- W. D. T. Davies. 1970. System Identification for Self-Adaptive Control. Wiley-Interscience.Google Scholar
- L. A. Dessaint, B. J. Hebert, L.-H. Hoang, and G. Cavuoti. 1990. A DSP-based adaptive controller for a smoothing positioning system. IEEE Trans. Indust. Electron. 37, 5, 1372--1377.Google Scholar
Cross Ref
- P. J. Gawthrop. 1987. Continuous-Time Self-Tuning Control: Design. Research Studies Pr. Google Scholar
Digital Library
- Sung-Hyun Han, Man-Hyung Lee, and R. R. Mohler. 1999. Real-time implementation of a robust controller for a robotic manipulator based on digital signal processors. IEEE Trans. Syst. Man Cybernetics -- Part A: Systems and Humans 29, 2, 194--204. Google Scholar
Digital Library
- H. C. Lammers and H. B. Verbruggen. 1982. Simple self-tuning control. In Proceedings of the 6th IFAC Symposium on Identification and System Parameter Estimation. 1181--1186.Google Scholar
- Jian Lan, De-wei Li, Nan Yang, and Yu-geng Xi. 2011. Implementation of dynamic matrix control on FPGA. J. Shanghai Jiaotong Univ. 16, 4, 441--446.Google Scholar
Cross Ref
- L. Ljung. 1999. System Identification Theory for the User 2nd Ed. Prentice Hall, Upper Saddle River, NJ. Google Scholar
Digital Library
- L. Ljung and T. Soderstrom. 1983. Theory and Practice of Recursive Identification. MIT Press, Cambridge.Google Scholar
- E. Monmasson and M. N. Cirstea. 2007. FPGA design methodology for industrial control systems -- A review. IEEE Trans. Indust. Electron. 54, 4, 1824--1842.Google Scholar
Cross Ref
- Eric Monmasson, Lahoucine Idkhajine, Marcian N. Cirstea, Imen Bahri, Alin Tisan, and Mohamed Wissem Naouar. 2011. FPGAs in industrial control applications. IEEE Trans. Indust. Inform. 7, 3, 224--241.Google Scholar
Cross Ref
- A. S. Morris and F. Mahieddine. 1986. Microcomputer implementation of a MIMO pole assignment self-tuning regulator. Electron. Lett. 22, 1, 56--58.Google Scholar
Cross Ref
- M. W. Naouar, E. Monmasson, A. A. Naassani, I. Slama-Belkhodja, and N. Patin. 2007. FPGA-based current controller for AC machine drives. IEEE Trans. Indust. Electron. 54, 4, 1907--1925.Google Scholar
Cross Ref
- Kumpati S. Narendra and Anuradha M. Annaswamy. 1989. Stable Adaptive Systems. Prentice Hall. Google Scholar
Digital Library
- Federico Nava, Donatella Sciuto, Marco Domenico Santambrogio, Stefan Herbrechtsmeier, Mario Porrmann, Ulf Witkowski, and Ulrich Rueckert. 2011. Applying dynamic reconfiguration in the mobile robotics domain: A case study on computer vision algorithms. ACM Trans. Reconfig. Technol. Syst. 4, 3, 29:1--29:22. Google Scholar
Digital Library
- Václav Peterka. 1970. Adaptive digital regulation of noisy system. In Proceedings of the IFAC Symposium on Identification and Process Parameter Estimation. 521--531.Google Scholar
- Viktor K. Prasanna. 2005. Energy-efficient computations on FPGAs. J. Supercomput. 32, 2, 139--162. Google Scholar
Digital Library
- Seetharaman Ramachandran. 2007. Digital VLSI Systems Design - A Design Manual for Implementation of Projects on FPGAs and ASICs Using Verilog. Springer, Netherlands. Google Scholar
Digital Library
- Zoran Salcic, JiaYing Cao, and Sing Kiong Nguang. 2006. A floating-point FPGA-based self-tuning regulator. IEEE Trans. Indust. Electron. 53, 2, 693--704.Google Scholar
Cross Ref
- M. A. Sheirah, O. P. Malik, and G. S. Hope. 1982. Self-tuning microprocessor universal controller. IEEE Trans. Indust. Electron. IE-29, 1, 31--38.Google Scholar
Cross Ref
- N. K. Sinha and B. Kuszta.1983. Modeling and Identification of Dynamic Systems. Springer.Google Scholar
- Gilbert Strang. 2011. Linear Algebra and Its Applications 4th Ed. Cengage Learning, New Delhi, India.Google Scholar
- Russell Tessier and Wayne Burleson. 2001. Reconfigurable computing for digital signal processing: A survey. J. VLSI Signal Process. Syst. Signal Image Video Technol. 28, 1--2, 7--27. Google Scholar
Digital Library
Index Terms
A Reconfigurable Parallel Hardware Implementation of the Self-Tuning Regulator
Recommendations
Mapping Hierarchical Multiple File VHDL Kernels onto an SRC-7 High Performance Reconfigurable Computer
HPCMP-UGC '10: Proceedings of the 2010 DoD High Performance Computing Modernization Program Users Group ConferenceThe increasing computational requirements of today's software systems have led researchers to investigate ways of accelerating military and scientific computing applications. Contemporary field programmable gate arrays (FPGAs) are now equipped with ...
Accelerating a Sparse Matrix Iterative Solver Using a High Performance Reconfigurable Computer
HPCMP-UGC '10: Proceedings of the 2010 DoD High Performance Computing Modernization Program Users Group ConferenceHigh performance reconfigurable computers (HPRCs), which combine general-purpose processors (GPPs) and field programmable gate arrays (FPGAs), are now commercially available. These interesting architectures allow for the creation of reconfigurable ...
Implementation of Graph Algorithms in Reconfigurable Hardware (FPGAs) to Speeding Up the Execution
ICCIT '09: Proceedings of the 2009 Fourth International Conference on Computer Sciences and Convergence Information TechnologyThis paper focus on hardware representation and implementation of graph algorithms in Reconfigurable Hardware (FPGAs) to speeding up the execution. Generally, Software implementations of graph algorithms in high level languages such as C or C++ are lack ...






Comments