Abstract
As capacity of the field-programmable gate arrays (FPGAs) continues to increase, power dissipated in the logic and routing resources has become a critical concern for FPGA architects. Recent studies have shown that static power is fast approaching the dynamic power in submicron devices. In this article, we propose an analytical model for relating homogeneous island-style-based FPGA architecture to static power. Current FPGA power models are tightly coupled with CAD tools. Our CAD-independent model captures the static power for a given FPGA architecture based on estimates of routing and logic resource utilizations from a pre-technology mapped netlist. We observe an average correlation ratio (C-Ratio) of 95% and a minimum absolute percentage error (MAPE) rate of 15% with respect to the experimental results generated by the Versatile Placement Routing (VPR) tool over the MCNC benchmarks. Our model offers application engineers and FPGA architects the capability to evaluate the impact of their design choices on static power without having to go through CAD-intensive investigations.
- V. Betz and J. Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications. 213--222. Google Scholar
Digital Library
- R. Burch, F. Najm, P. Yang, and T. Trick. 1992. McPOWER: A Monte Carlo approach to power estimation. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 90--97. Google Scholar
Digital Library
- P. Christie and D. Stroobandt. 2000. The interpretation and application of Rent’s Rule. IEEE Trans. VLSI Syst. 8, 6, Article 6, 639--648. Google Scholar
Digital Library
- M. A. Cirit. 1987. Estimating dynamic power consumption of CMOS circuits. In Proceedings of the IEEE International Conference on Computer-Aided Design. 534--537.Google Scholar
- J. Cong and K. Minkovich. 2007. Optimality study of logic synthesis for LUT-based FPGAs. IEEE Trans. Comput. Aid. Des. Integr. Circuits Syst. 26, 2, Article 2, 230--239. Google Scholar
Digital Library
- J. Cong, J. Peck, and Y. Ding. 1996. RASP: A general logic synthesis system for SRAM-based FPGAs. In Proceedings of the ACM 4th International Symposium on FPGAs. 137--143. Google Scholar
Digital Library
- J. Das, A. Lam, S. J. E. Wilton, P. Leong, and W. Luk. 1994. An analytical model relating FPGA architecture to logic density and depth. IEEE Trans. CAD 13, 1, 1--12.Google Scholar
- W. M. Fang and J. Rose. 2008. Modeling routing demand for early-stage FPGA architecture development. In Proceedings of the 16th International ACM/SIGDA Symposium on Field Programmable Gate Arrays. 139--148. Google Scholar
Digital Library
- M. Feuer. 1982. Connectivity of random logic. IEEE Trans. Comput. 31, 1, 29--33. Google Scholar
Digital Library
- A. E. Gamal. 1981. A two-dimensional stochastic model for interconnections in master slice integrated circuits. IEEE Trans. Circuits Syst. CAS-28, 2, 127--138.Google Scholar
Cross Ref
- A. Ghosh, S. Devadas, K. Keutzer, and J. White. 1992. Estimation of average switching activity in combinational and sequential circuits. In Proceedings of the 29th ACM/IEEE Design Automation Conference. 253--259. Google Scholar
Digital Library
- C. F. Hawkins, A. Kesharvarzi, and K. Roy. 1997. Intrinsic leakage in low power deep submicron CMOS ICs. In Proceedings of the IEEE International Test Conference. 146--155. Google Scholar
Digital Library
- J. Hussein, M. Klein, and M. Hart. 2011. Lowering power at 28 nm with Xilinx 7 Series FPGAs. Xilinx white paper WP389, Xilinx Inc.Google Scholar
- S.-M. Kang and Y. Leblebici. 1999. CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill.Google Scholar
- I. Kuon and J. Rose. 2006. Measuring the gap between FPGAs And ASICs. IEEE Trans. Comput. Aid. Des. Integr. Circuits 26, 2, 203--215. Google Scholar
Digital Library
- J. Lamoureux and S. J. Wilton. 2003. On the interaction between power-aware FPGA CAD algorithms. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. Google Scholar
Digital Library
- B. Landman and R. Russo. 1971. On a pin vs. block relationship for partitions of logic graphs. IEEE Trans. Comput. C-20, 12, 1469--1479. Google Scholar
Digital Library
- G. Lemieux, E. Lee, M. Tom, and A. Yu. 2004. Directional and single-driver wires in FPGA interconnect. In Proceedings of the IEEE International Conference on Field-Programmable Technology. 41--48.Google Scholar
- F. Li, D. Chen, L. He, and J. Cong. 2003. Architecture evaluation for power-efficient FPGAs. In Proceedings of the ACM/SIGDA 11th International Symposium on FPGAs. 175--184. Google Scholar
Digital Library
- J. Luu, J. H. Anderson, and J. S. Rose. 2011. Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect. In Proceedings of the 19th ACM/SIGDA International Symposium on Field Programmable Gate Arrays. 227--236. Google Scholar
Digital Library
- A. Marquardt, V. Betz, and J. Rose. 1999. Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density. In Proceedings of the ACM/SIGDA 7th International Symposium on FPGAs. 37--46. Google Scholar
Digital Library
- F. Najm, R. Burch, P. Yang, and I. Hajj. 1988. CREST - A current estimator for CMOS circuit. In Proceedings of the IEEE International Conference on Computer-Aided Design. 204--207.Google Scholar
- F. N. Najm. 1993. Transition density: A new measure of activity in digital circuits. IEEE Trans. Comput. Aid. Des. 12, 2, 310--323. Google Scholar
Digital Library
- F. N. Najm. 1994. A survey of power estimation techniques in VLSI circuits. IEEE Trans. VLSI Syst. 2, 4, 446--455. Google Scholar
Digital Library
- T. Pi and P. J. Crotty. 2004. FPGA lookup table with transmission gate structure for reliable low-voltage operation. (Dec. 2003) Patent No. 6667635 B1, Filed Sept. 10th., 2002, Issued Dec. 23rd., 2003.Google Scholar
- J. Pistorius and M. Hutton. 2003. Placement rent exponent calculation methods, temporal behaviour and FPGA architecture evaluation. In Proceedings of the International Workshop on System-Level Interconnect Prediction. 31--38. Google Scholar
Digital Library
- K. Poon, A. Yan, and S. Wilton. 2002. A flexible power model for FPGAs. In Proceedings of the 12th International Conference on Field-Programmable Logic and Applications. 312--321. Google Scholar
Digital Library
- S. T. Rajavel and A. Akoglu. 2011. An analytical energy model to accelerate FPGA logic architecture investigation. In Proceedings of the International Conference on Field-Programmable Technology.Google Scholar
- J. Rose, J. Luu, C. W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson. 2012. The VTR Project: Architecture and CAD for FPGAs from verilog to routing. In Proceedings of the ACM/SIGDA International Symposium on FPGAs. 77--86. Google Scholar
Digital Library
- K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand. 2003. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits. Proc. IEEE 91, 2, 305--327.Google Scholar
Cross Ref
- E. Sentovich, K. Singh, L. Lavagno, C. Moon, R. Murgai, A. Saldanha, H. Savoj, P. Stephan, R. Brayton, and A. Sangiovanni-Vincentelli. 1992. SIS: A system for sequential circuit synthesis. Tech. rep. UCB/ERL M92/41, EECS Department, University of California, Berkeley.Google Scholar
- D. P. Singh and S. D. Brown. 2002. Incremental placement for layout-driven optimizations on FPGAs. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. 752--759. Google Scholar
Digital Library
- C. Y. Tsui, M. Pedram, and A. M. Despain. 1993. Efficient estimation of dynamic power consumption under a real delay model. In Proceedings of the IEEE International Conference on Computer-Aided Design. 224--228. Google Scholar
Digital Library
- R. Wilson. 2010. ARM extends toward a future of low-power system design. Altera Inside Edge eNewsletter. http://www.altera.com/technology/system-design/articles/2012/arm-low-power.html.Google Scholar
- M. Xakellis and F. Najm. 1994. Statistical estimation of the switching activity in digital circuits. In Proceedings of the 31st Design Automation Conference. 728--733. Google Scholar
Digital Library
- P. Zarkesh-Ha, J. A. Davis, W. Loh, and J. D. Meindl. 2000. Prediction of interconnect fan-out distribution using Rent’s rule. In Proceedings of the International Workshop on System-Level Interconnect Prediction. 107--112. Google Scholar
Digital Library
Index Terms
An Analytical Model for Evaluating Static Power of Homogeneous FPGA Architectures
Recommendations
Power Consumption Calculation of AP-DCD Algorithm Using FPGA Platform
RECONFIG '10: Proceedings of the 2010 International Conference on Reconfigurable Computing and FPGAsThis paper presented the analysis of total power dissipation of AP-DCD algorithm using field programmable gate arrays (FPGAs). The static and dynamic power dissipation investigated using leakage current, supply voltage, effective capacitance and ...
Clock Power Analysis of Low Power Clock Gated Arithmetic Logic Unit on Different FPGA
CICN '14: Proceedings of the 2014 International Conference on Computational Intelligence and Communication NetworksThis paper, deals with Latch Free Clock Gating technique for reduction of clock power and total power consumption in Low Power Arithmetic and Logic Unit and we have analysed power reduction on different FPGA devices. Without latch free clock gating ...
Analytical performance model for FPGA-based reconfigurable computing
We analyzed the dynamic and leakage power of an FPGA analytically.We formulated the power model as a geometric program.We integrated the power model to a complete FPGA performance model.The analytical FPGA performance model's results accurately agree ...






Comments