skip to main content
research-article

System-level memory management based on statistical variability compensation for frame-based applications

Published:06 December 2013Publication History
Skip Abstract Section

Abstract

Process variability and dynamic domains increase the uncertainty of embedded systems and force designers to apply pessimistic designs, which become unnecessarily conservative and have a tremendous impact on both performance and energy consumption. In this context, developing uncertainty-aware design methodologies that take both variation at platform and at application level into account becomes a must. These methodologies should mitigate the effects derived from uncertainty, avoiding worst-case assumptions. In this article we propose a comprehensive methodology to tackle two forms of uncertainty: (1) process variation on the memory system, (2) application dynamism. A statistical model has been developed to deal with variability derived from fabrication process, whereas system scenarios are selected to cope with dynamic domains. Both sources of uncertainty are firstly tackled in combination at design time, to be refined later, at setup. As a result, at run time the platform can be successfully adapted to the current application behaviour as well as the current variations. Our simulations show that this methodology provides significant energy savings while still meeting strict timing constraints.

References

  1. Agarwal, A., Blaauw, D., and Zolotov, V. 2003. Statistical timing analysis for intra-die process variations with spatial correlations. In Proceedings of the 2003 IEEE/ACM International Conference on Computer-Aided Design (ICCAD'03). IEEE, 900. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. ATOMIUM. http://www.imec.be/design/atomium/.Google ScholarGoogle Scholar
  3. Borkar, S., Karnik, T., and De, V. 2004. Design and reliability challenges in nanometer technologies. In Proceedings of the 41st Annual Conference on Design Automation (DAC'04). ACM Press, New York, 75. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Bougard, Z., Lenoir, G., Eberle, W., Catthoort, F., and Dehaene, W. 2003. A new approach to dynamically trade off performance and energy consumption in wireless communication systems. In Proceedings of the IEEE Workshop on Signal Processing Systems (SIPS'03). 298--303.Google ScholarGoogle Scholar
  5. CACTI. http://www.hpl.hp.com/research/cacti/.Google ScholarGoogle Scholar
  6. Dasygenis, M., Brockmeyer, E., Durinck, B., Catthoor, F., Soudris, D., and Thanailakis, A. 2005. A memory hierarchical layer assigning and prefetching technique to overcome the memory performance/energy bottleneck. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05). IEEE, 946--947. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Forzan, C. and Pandini, D. 2009. Statistical static timing analysis: A survey. Integr. VLSI J. 42, 3, 409--435. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Gheorghita, S. V., Palkovic, M., et al. 2009. System-scenario-based design of dynamic embedded systems. ACM Trans. Des. Autom. Electron. Syst. 14, 1, 1--45. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Gherman, V., Evain, S., Cartron, M., Seymour, N., and Bonhomme, Y. 2009. System-level hardware-based protection of memories against soft-errors. In Proceedings of the 12th ACM/IEEE Design and Test in Europe Conference (DATE'09). IEEE, 1222--1225. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Herbert, S. and Marculescu, D. 2009. Variation-aware dynamic voltage/frequency scaling. In Proceedings of the International Symposium on High-Performance Computer Architecture. 301--312.Google ScholarGoogle Scholar
  11. Kirolos, S. and Massoud, Y. 2007. Adaptive SRAM design for dynamic voltage scaling VLSI systems. In Proceedings of the 50th Midwest Symposium on Circuits and Systems. 1297--1300.Google ScholarGoogle Scholar
  12. Kurdahi, F., Eltawil, A., Park, Y.-H., Kanj, R., and Nassif, S. 2006. System-level sram yield enhancement. In Proceedings of the 17th International Symposium on Quality Electronic Design (ISQED'06). Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Lee, J.-I., Park, S.-H., Bang, H.-J., Kim, T.-H., and Cha, S.-D. 2005. A hybrid framework of worst-case execution time analysis for real-time embedded system software. In Proceedings of the IEEE Aerospace Conference. 1--10.Google ScholarGoogle Scholar
  14. May, M., Alles, M., and Wehn, N. 2008. A case study in reliability-aware design: a resilient ldpc code decoder. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'08). ACM, 456--461. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Miniskar, N. R., Hammari, E., Munaga, S., Mamagkakis, S., Kjeldsberg, P. G., and Catthoor, F. 2009. Scenario based mapping of dynamic applications on mpsoc: A 3d graphics case study. In Proceedings of the 9th International Workshop on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS'09). Springer, 48--57. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Miranda, M., Dierickx, B., Zuber, P., Dobrovoln, P., Kutscherauer, F., Roussel, P., and Poliakov, P. 2009. Variability aware modeling of socs: From device variations to manufactured system yield. In Proceedings of the International Symposium on Quality Electronic Design. 547--553. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. Mohammad, B., Bijansky, S., Aziz, A., and Abraham, J. 2008. Adaptive SRAM memory for low power and high yield. In Proceedings of the International Conference on Computer Design. 176--181.Google ScholarGoogle Scholar
  18. Mukhopadhyay, S., Mahmoodi-Meimand, H., and Roy, K. 2004. Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement. In, Digest of Technical Papers, Symposium on VLSI Circuits. 64--67.Google ScholarGoogle Scholar
  19. Muller, F. 2004. Timing analysis: in search of multiple paradigms. In Proceedings of the 18th International Parallel and Distributed Processing Symposium. 126.Google ScholarGoogle ScholarCross RefCross Ref
  20. Palkovic, M., Brockmeyer, E., Catthoor, F., Corporaal, H., and Vanbroekhoven, P. 2005. Systematic preprocessing of data dependent constructs for embedded systems. In Proceedings of the 15th International Workshop onIn Integrated Circuit and System Design, Power and Timing, Modeling, Optimization and Simulation. Springer, 89--99. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Pelgrom, M. J. M., Duinmaijer, A. C. J., and Welbers, A. P. G. 1989. Matching properties of mos transistors. IEEE J. Solid-State Circuits 24, 1433--1440.Google ScholarGoogle ScholarCross RefCross Ref
  22. Sanz, C., Papanikolaou, A., Prieto, M., Gómez, J., Miranda, M., and Catthoor, F. 2008. Combining system scenarios and configurable memories to tolerate unpredictability. ACM Trans. Des. Autom. Electron. Syst. 13, 3. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Sanz, C., Prieto, M., Gómez, J. I., Papanikolaou, A., and Catthoor, F. 2009. System-level process variability compensation on memory organizations: on the scalability of multi-mode memories. In Proceedings of the Asia and South Pacific Design Automation Conference. IEEE, 254--259. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Väyrynen, M., Singh, V., and Larsson, E. 2009. Fault-tolerant average execution time optimization for general-purpose multi-processor system-on-chips. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'09). European Design and Automation Association, 484--489. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Wang, H., Catthoor, F., Maex, K., Miranda, M., and Dehaene, W. 2005a. Systematic analysis of energy and delay impact of very deep submicron process variability effects in embedded SRAM modules. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE'05). IEEE, 914--919. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Wang, H., Miranda, M., Papanikolaou, A., and Catthoor, F. 2005b. Variable tapered Pareto buffer design and implementation techniques allowing run-time conguration for low power embedded SRAMs. IEEE Trans. VLSI. 13, 10, 1127--1135. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. System-level memory management based on statistical variability compensation for frame-based applications

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        Full Access

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!