Abstract
Emerging embedded 3D vision systems for robotics and security applications utilize object detection to perform video analysis in order to intelligently interact with their host environment and take appropriate actions. Such systems have high performance and high detection-accuracy demands, while requiring low energy consumption, especially when dealing with embedded mobile systems. However, there is a large image search space involved in object detection, primarily because of the different sizes in which an object may appear, which makes it difficult to meet these demands. Hence, it is possible to meet such constraints by reducing the search space involved in object detection. To this end, this article proposes a depth and edge accelerated search method and a dedicated hardware architecture that implements it to provide an efficient platform for generic real-time object detection. The hardware integration of depth and edge processing mechanisms, with a support vector machine classification core onto an FPGA platform, results in significant speed-ups and improved detection accuracy. The proposed architecture was evaluated using images of various sizes, with results indicating that the proposed architecture is capable of achieving real-time frame rates for a variety of image sizes (271 fps for 320 × 240, 42 fps for 640 × 480, and 23 fps for 800 × 600) compared to existing works, while reducing the false-positive rate by 52%.
- Anila, S. and Devarajan, N. 2011. Simple and fast face detection system based on edges. Int. J. Univ. Comput. Sci. 1, 2.Google Scholar
- Browatzki, B., Fischer, J., Graf, B., Bulthoff, H. H., and Wallraven, C. 2011. Going into depth: Evaluating 2D and 3D cues for object classification on a new, large-scale object dataset. IEEE International Conference on Computer Vision Workshops (ICCV Workshops). 1189--1195.Google Scholar
- Burges, C. J. C. 1996. Simplified support vector decision rules. In Proceedings of the 13th International Conference on Machine Learning. Morgan Kaufmann, San Francisco, CA, 71--77.Google Scholar
- Burges, C. J. C. 1998. A tutorial on support vector machines for pattern recognition. Data Min. Knowl. Discov. 2, 2, 121--167. Google Scholar
Digital Library
- CBCL. 2000. Face Database #1. Center for Biological and Computational Learning at MIT. http://cbcl.mit.edu/cbcl/software-datasets/FaceData2.html.Google Scholar
- Cho, J., Mirzaei, S., Oberg, J., and Kastner, R. 2009. FPGA-based face detection system using Haar classifiers. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA'09). ACM, New York, NY, 103--112. Google Scholar
Digital Library
- Darrell, T., Gordon, G., Harville, M., and Woodfill, J. 1998. Integrated person tracking using stereo, color, and pattern detection. In Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 601. Google Scholar
Digital Library
- EISATS. 2007. EISAIS Set 1. Multimedia Imaging Technology portal. University of Auckland. http://www.mi.auckland.ac.nz/.Google Scholar
- Farrugia, N., Mamalet, F., Roux, S., Yang, F., and Paindavoine, M. 2009. Fast and robust face detection on a parallel optimized architecture implemented on FPGA. IEEE Trans. Cir. Syst. Video Technol. 19, 4, 597--602. Google Scholar
Digital Library
- Garcia, C. and Delakis, M. 2004. Convolutional face finder: A neural architecture for fast and robust face detection. IEEE Trans. Pattern Anal. Mach. Intell. 26, 11, 1408--1423. Google Scholar
Digital Library
- Han, D., Choi, J., Cho. J., and Kwak, D. 2011. Design and VLSI implementation of high-performance face-detection engine for mobile applications. In Proceedings of the IEEE International Conference on Consumer Electronics. 705--706.Google Scholar
- Hadjitheophanous, S., Ttofis, C., Georghiades, A. S., and Theocharides, T. 2010. Towards hardware stereoscopic 3D reconstruction a real-time FPGA computation of the disparity map. In Proceedings of the Design, Automation and Test in Europe Conference & Exhibition (DATE). 1743--1748. Google Scholar
Digital Library
- He, C., Papakonstantinou, A., and Chen, D. 2009. A novel SoC architecture on FPGA for ultra fast face detection. In Proceedings of the IEEE International Conference on Computer Design (ICCD'09). IEEE Press, 412--418. Google Scholar
Digital Library
- Hetzel, G., Leibe, B., Levi, P., and Schiele, B. 2001. 3D object recognition from range images using local feature histograms. In Proceedings of the IEEE Computer Society Conference on Computer Vision and Pattern Recognition. 394--399.Google Scholar
- Hiromoto, M., Sugano, H., and Miyamoto, R. 2009. Partially parallel architecture for AdaBoost-based detection with Haar-like features. IEEE Trans. Cir. Syst. Video Technol. 19, 1, 41--52. Google Scholar
Digital Library
- Kyrkou, C. and Theocharides, T. 2011a. A flexible parallel hardware architecture for AdaBoost-based real-time object detection. IEEE Trans. Very Large Scale Integ. (VLSI) Syst. 19, 1, 1034--1047. Google Scholar
Digital Library
- Kyrkou, C. and Theocharides, T. 2011b. A parallel hardware architecture for real-time object detection with support vector machines. IEEE Trans. Comput. To appear. Google Scholar
Digital Library
- Kyrkou, C., Ttofis, C., and Theocharide, T. 2011a. Depth-directed hardware object detection. In Proceedings of the Conference on Design, Automation and Test in Europe. 1--6.Google Scholar
- Kyrkou, C., Ttofis, C., and Theocharides, T. 2011b. FPGA-accelelerated object detection using edge information. In Proceedings of the 21st International Conference on Field Programmable Logic and Applications. Google Scholar
Digital Library
- Liebelt, J., Schmid, C., and Schertler, K. 2008. Viewpoint-independent object class detection using 3D feature maps. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition (CVPR'08). 1--8.Google Scholar
- McCready, R. 2000. Real-time face detection on a configurable hardware system. In Proceedings of the Roadmap to Reconfigurable Computing, the 10th International Workshop on Field-Programmable Logic and Applications (FPL'00). R. W. Hartenstein and H. Gr¨unbacher, Eds., Lecture Notes in Computer Science, vol. 1896, Springer-Verlag, Berlin, 157--162. Google Scholar
Digital Library
- Ming, C. and Yisong, C. 2010. A hardware/software co-design of a face detection algorithm based on FPGA. In Proceedings of the International Conference on Measuring Technology and Mechatronics Automation (ICMTMA'10). Vol. 1. IEEE Computer Society, 109--122. Google Scholar
Digital Library
- Moreels, P. and Perona, P. 2005. Evaluation of features detectors and descriptors based on 3D objects. In Proceedings of the 10th IEEE International Conference on Computer Vision. 800--807. Google Scholar
Digital Library
- Osuna, E., Freund, R., and Girosi, F. 1997. Training support vector machines: An application to face detection. In Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition. 130--136. Google Scholar
Digital Library
- Roobaert, D. and Van Hulle, M. M. 1999. View-based 3D object recognition with support vector machines. In Proceedings of the IEEE Signal Processing Society Workshop Neural Networks for Signal Processing. 77--84.Google Scholar
- Ruiz-Llata, M. and Yebenes-Calvino, M. 2009. FPGA implementation of support vector machines for 3D object identification. In Proceedings of the 19th International Conference on Artificial Neural Networks: Part I (ICANN'09). Lecture Notes in Computer Science, vol. 5768, Springer-Verlag, Berlin, 467--474. Google Scholar
Digital Library
- Rusu, R. B., Blodow, N., and Beetz, M. 2009. Fast point feature histograms (FPFH) for 3D registration. In Proceedings of the IEEE International Conference on Robotics and Automation (ICRA'09). IEEE Press, 1848--1853. Google Scholar
Digital Library
- Sadri, M. S., Shams, N., Rahmaty, M., Hosseini, I., Changiz, R., Mortazavian, S., Kheradm, S., and Jafari, R. 2004. An FPGA based fast face detector. In Proceedings of the Global Signal Processing Expo and Conference.Google Scholar
- Steder, B., Rusu, R. B., Konolige, K., and Burgard, W. 2010. NARF: 3D range image features for object recognition. In Proceedings of the Workshop on Defining and Solving Realistic Perception Problems in Personal Robotics at the IEEE/RSJ International Conference on Intelligent Robots and Systems.Google Scholar
- Ttofis, C., Hadjitheophanous, S., Georghiades, A. S., and Theocharides, T. 2012. Edge-directed hardware architecture for real-time disparity map computation. IEEE Trans. Comput. Google Scholar
Digital Library
- Trucco, E. and Verri, A. 1998. Introductory Techniques for 3-D Computer Vision. Prentice Hall PTR, Upper Saddle River, NJ. Google Scholar
Digital Library
- Viola, P. and Jones, M. J. 2004. Robust real-time face detection. Int. J. Comput. Vision 57, 2, 137--154. Google Scholar
Digital Library
- Wang, J. G., Lim, E. T., and Venkateswarlu, R. 2004. Stereo head/face detection and tracking. In Proceedings of the International Conference on Image Processing. 605--608.Google Scholar
- Wu, H., Suzuki, K., Wada, T., and Chen, Q. 2009. Accelerating face detection by using depth information. In Proceedings of the 3rd Pacific Rim Symposium on Advances in Image and Video Technology (PSIVT'09). T. Wada, F. Huang, and S. Lin, Eds., Lecture Notes in Computer Science, vol. 5414, Springer-Verlag, Berlin, 657--667. Google Scholar
Digital Library
Index Terms
A hardware architecture for real-time object detection using depth and edge information
Recommendations
A Parallel Hardware Architecture for Real-Time Object Detection with Support Vector Machines
Object detection applications are often associated with real-time performance constraints that stem from the embedded environment that they are often deployed in. Consequently, researchers have proposed dedicated hardware architectures, utilizing a ...
A hardware-efficient architecture for embedded real-time cascaded support vector machines classification
GLSVLSI '13: Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSIThis work presents an optimized architecture for cascaded SVM processing, along with a hardware reduction method for the implementation of the additional stages in the cascade, leading to significant improvements. The architecture was implemented on a ...
FPGA-based acceleration of cascaded support vector machines for embedded applications (abstract only)
FPGA '13: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arraysSupport Vector Machines (SVMs) are considered one of the most popular classification algorithms yielding high accuracy rates. However, SVMs often require processing a large number of support vectors, making the classification process computationally ...






Comments