Abstract
Many-core Network-on-Chip (NoC) processors are emerging in broad application areas, including those with timing requirements, such as real-time and multimedia applications. Typically, these processors employ core-level backup to improve yield. However, when defective cores are replaced by backup ones, the NoC topology changes. Consequently, a fine-tuned application based on timing parameters given by one topology may not meet the expected timing behavior under the new one. We first develop a metric to measure timing similarity of an application on different NoC topologies and then propose mixed binary quadratic programming and greedy algorithms to reconfigure a defect-tolerant many-core NoC.
- D. Axehill. 2005. Applications of integer quadratic programming in control and communication. Ph.D. dissertation. Department of Electrical Engineering, Köping University.Google Scholar
- L. Benini and G. De Micheli. 2002. Networks on chips: A new SoC paradigm. IEEE Comput. 35, 1, 70--78. Google Scholar
Digital Library
- T. Bjerregaard and J. Sparso. 2005. A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip. In Proceedings of the IEEE/ACM Design, Automation and Test in Europe Conference (DATE). 1226--1231. Google Scholar
Digital Library
- T. M. Burks and K. Sakallah. 1993. Min-max linear programming and the timing analysis of digital circuits. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD). 152--155. Google Scholar
Digital Library
- C.-L. Chou and R. Marculescu. 2008. Contention-aware application mapping for Network-On-Chip communication architectures. In Proceedings of the IEEE International Conference on Computer Design (ICCD). 164--169.Google Scholar
- W. J. Dally and B. Towles. 2001. Route packets, not wires: On-chip interconnection networks. In Proceedings of the 38th Design Automation Conference (DAC). 684--689. Google Scholar
Digital Library
- O. Derin, D. Kabakci, and L. Fiorin. 2011. Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors. In Proceedings of the 5th IEEE/ACM International Symposium on Networks on Chip (NoCS). 129--136. Google Scholar
Digital Library
- R. Dick. 2007. Embedded System Synthesis Benchmarks (E3S). http://ziyang.eecs.umich.edu/dickrp/e3s/.Google Scholar
- R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: Task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign (CODES/CASHE). 97--101. Google Scholar
Digital Library
- K. Goossens, J. Dielissen, and A. Radulescu. 2005. AEthereal network on chip: Concepts, architectures, and implementations. IEEE Design Test Comput. 22, 5 (2005), 414--421. Google Scholar
Digital Library
- H. Gu, C. Li, and S. Sun. 2007. Research on mapping algorithm of irregular mesh NoC for portable multimedia appliances. In Proceedings of the IET Conference on Wireless, Mobile and Sensor Networks (CCWMSN). 697--700.Google Scholar
- T. Hastie, R. Tibshirani, and J. H. Friedman. 2008. The Elements of Statistical Learning: Data Mining, Inference, and Prediction. Springer-Verlag, Berlin.Google Scholar
- T. Henzinger, R. Majumdar, and V. Prabhu. 2005. Quantifying similarities between timed systems. In Proceedings of the 3rd International Conference on Formal Modeling and Analysis of Timed Systems (FORMATS). 226--241. Google Scholar
Digital Library
- IBM. 2008. IBM ILOG CPLEX Optimizer. http://www-01.ibm.com/software/integration/optimization/cplex-optimizer/.Google Scholar
- L. Jain, B. M. Al-Hashimi, M. S. Gaur, V. Laxmi, and A. Narayanan. 2007. NIRGAM: A simulator for NoC interconnect routing and application modeling. In Proceedings of the Workshop on Diagnostic Services in Network-on-Chips, Design, Automation and Test in Europe Conference (DATE). 16--20.Google Scholar
- A. Lankes, A. Herkersdorf, S. Sonntag, and H. Reinig. 2009. NoC topology exploration for mobile multimedia applications. In Proceedings of the 16th IEEE International Conference on Electronics, Circuits, and Systems (ICECS). 707--710.Google Scholar
- T. Lei and S. Kumar. 2003. A two-step genetic algorithm for mapping task graphs to a network on chip architecture. In Proceedings of the IEEE Euromicro Symposium on Digital System Design. 180--187. Google Scholar
Digital Library
- J. W. S. Liu. 2000. Real-Time Systems 1st. ed. Prentice Hall PTR, Upper Saddle River, NJ.Google Scholar
- N. Ma, Z. Lu, Z. Pang, and L. Zheng. 2010. System-level exploration of mesh-based NoC architectures for multimedia applications. In Proceedings of the IEEE International SOC Conference (SOCC). 99--104.Google Scholar
- E. Sperling. 2007. Turn down the heat…please. http://dopu.cs.auc.dk.Google Scholar
- N. Thakoor and J. Gao. 2011. Branch-and-bound for model selection and its computational complexity. IEEE Trans. Knowl. Data Eng. 23, 5, 655--668. Google Scholar
Digital Library
- L. A. Wolsey. 1998. Integer Programming. Wiley-Interscience, NY.Google Scholar
- Y. Yu, S. Ren, and O. Frieder. 2010. Feasibility of semiring-based timing constraints. ACM Trans. Embed. Comput. Sys. 9, 4, 33. Google Scholar
Digital Library
- K. Yue, S. Ghalim, Z. Li, F. Lockom, S. Ren, L. Zhang, and X. Li. 2011. A greedy approach to tolerate defect cores for multimedia applications. In Proceedings of the 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia (ESTIMedia). 112--119.Google Scholar
- L. Zhang, Y. Han, Q. Xu, and X. Li. 2008. Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology. In Proceedings of the IEEE/ACM Design, Automation and Test in Europe Conference (DATE). 891--896. Google Scholar
Digital Library
- L. Zhang, Y. Han, Q. Xu, X. Li, and H. Li. 2009. On topology reconfiguration for defect-tolerant NoC-based homogeneous manycore systems. IEEE Trans. VLSI Syst. 17, 9, 1173--1186. Google Scholar
Digital Library
- L. Zhang, Y. Yu, J. Dong, Y. Han, S. Ren, and X. Li. 2010. Performance-asymmetry-aware topology virtualization for defect-tolerant NoC-based many-core processors. In Proceedings of the IEEE/ACM Design, Automation Test in Europe Conference (DATE). 1566--1571. Google Scholar
Digital Library
Index Terms
Maintaining real-time application timing similarity for defect-tolerant NoC-based many-core systems
Recommendations
Regional cache organization for NoC based many-core processors
As the number of Processing Elements (PEs) on a single chip keeps growing, we are now facing with slower memory references due to longer wire delay, intenser on-chip resource contention and higher network traffic congestion. Network on Chip (NoC) is now ...
On-Chip Operating System Design for NoC-Based CMP
CIT '10: Proceedings of the 2010 10th IEEE International Conference on Computer and Information TechnologyNetworks on Chip (NoCs) are considered to be the best candidate for the future on-chip communication of Chip Multiprocessors (CMPs). However, till date, general-purpose operating systems (OSs) for NoC-based CMP have not been examined. As the trend of ...
3D NOC for many-core processors
With an increasing number of processors forming many-core chip multiprocessors (CMP), there exists a need for easily scalable, high-performance and low-power intra-chip communication infrastructure for emerging systems. In CMPs with hundreds of ...






Comments