skip to main content
research-article

On self-tuning networks-on-chip for dynamic network-flow dominance adaptation

Published:27 January 2014Publication History
Skip Abstract Section

Abstract

Modern network-on-chip (NoC) systems are required to handle complex runtime traffic patterns and unprecedented applications. Data traffics of these applications are difficult to fully comprehend at design time so as to optimize the network design. However, it has been discovered that the majority of dataflows in a network are dominated by less than 10% of the specific pathways. In this article, we introduce a method that is capable of identifying critical pathways in a network at runtime and can then dynamically reconfigure the network to optimize for network performance subject to the identified dominated flows. An online learning and analysis scheme is employed to quickly discover the emerging dominated traffic flows and provides a statistical traffic prediction using regression analysis. The architecture of a self-tuning network is also discussed which can be reconfigured by setting up the identified point-to-point paths for the dominance dataflows in large traffic volumes. The merits of this new approach are experimentally demonstrated using comprehensive NoC simulations. Compared to the conventional network architectures over a range of realistic applications, the proposed self-tuning network approach can effectively reduce the latency and power consumption by as much as 25% and 24%, respectively. We also evaluated the configuration time and additional hardware cost. This new approach demonstrates the capability of an adaptive NoC to handle more complex and dynamic applications.

References

  1. M. Ahn and E. J. Kim. 2010. Pseudo-circuit: Accelerating communication for on-chip interconnection networks. In Proceedings of the IEEE/ACM International Symposium on Microarchitecture. IEEE, 399--408. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. A. Biberman and K. Bergman. 2012. Optical interconnection networks for high-performance computing systems. Reports Progress Physics 75, 4.Google ScholarGoogle ScholarCross RefCross Ref
  3. C. Bienia, S. Kumar, J. P. Singh, and K. Li. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques. ACM, 72--81. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. C. M. Bishop. 2006. Pattern Recognition and Machine Learning. Springer, New York. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Y. K. Chen, J. Chhugani, P. Dubey, C. J. Hughes, D. Kim, S. Kumar, V. W. Lee, A. D. Nguyen, and M. Smelyanskiy. 2008. Convergence of recognition, mining, and synthesis workloads and its implications. Proc. IEEE 96, 5, 790--807.Google ScholarGoogle ScholarCross RefCross Ref
  6. P. Cortez, M. Rio, P. Sousa, and M. Rocha. 2007. Topology aware Internet traffic forecasting using neural networks. Artif. Neural Netw. 4669, 445--454. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. M. Ebrahimi, M. Daneshtalab, F. Farahnakian, J. Plosila, P. Liljeberg, M. Palesi, and H. Tenhunen. 2012. HARAQ: Congestion-aware learning model for highly adaptive routing algorithm in on-chip networks. In Proceedings of the ACM/IEEE International Symposium on Networks-on-Chip. IEEE, 19--26. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu. 2009. Express cube topologies for on-chip interconnects. In Proceedings of the IEEE International Symposium on High Performance Computer Architecture. IEEE, 163--174.Google ScholarGoogle Scholar
  9. Y. Jin, E. Kim, and T. Pinkston. 2012. Communication-aware globally-coordinated on-chip networks. IEEE Trans. Parallel Distrib. Syst. 23, 2, 242--254. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. A. B. Kahng, B. Li, L. S. Peh, and K. Samadi. 2012. ORION 2.0: A power-area simulator for interconnection networks. IEEE Trans. VLSI Syst. 20, 1, 191--196. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. J. Kim, C. Nicopoulos, D. Park, R. Das, Y. Xie, V. Narayanan, M. S. Yousif, and C. R. Das. 2007. A novel dimensionally-decomposed router for on-chip communication in 3D architectures. In Proceedings of the International Symposium on Computer Architecture. ACM, 138--149. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. A. Kumar, L. S. Peh, P. Kundu, and N. K. Jha. 2007. Express virtual channels: Towards the ideal interconnection fabric. In Proceedings of the International Symposium on Computer Architecture. 150--161. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. H. Matsutani, M. Koibuchi, and H. Amano. 2007. Tightly-coupled multi-layer topologies for 3-D NoCs. In Proceedings of the International Conference on Parallel Processing. IEEE, 75. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. M. Modarressi, A. Tavakkol, and H. Sarbazi-Azad. 2010. Virtual point-to-point connections for NoCs. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 29, 6, 855--868. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. M. Modarressi, A. Tavakkol, and H. Sarbazi-Azad. 2011. Application-aware topology reconfiguration for on-chip networks. IEEE Trans. Very Large Scale Integr. Syst. 19, 11, 2010--2022. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. P. Salihundam, S. Jain, T. Jacob, S. Kumar, V. Erraguntla, Y. Hoskote, S. Vangal, G. Ruhl, and N. Borkar. 2011. A 2 Tb/s 6$, times, $4 mesh network for a single-chip cloud computer with DVFS in 45 nm CMOS. IEEE J. Solid-State Circuits 46, 4, 757--766.Google ScholarGoogle ScholarCross RefCross Ref
  17. R. H. Shumway and D. S. Stoffer. 2010. Time Series Analysis and Its Applications. Springer Verlag. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. G. V. Varatkar and R. Marculescu. 2004. On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Trans. Very Large Scale Integr. Syst. 12, 1, 108--119. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. X. Wang, T. Mak, Y. Jiang, M. Yang, M. Daneshtalab, and M. Palesi. 2013. On self-tuning networks-on-chip for dynamic network-flow dominance adaptation. In Proceedings of the IEEE/ACM Internatioanl Symposium on. Networks on Chip. IEEE, 1--8.Google ScholarGoogle Scholar
  20. X. Wang, M. Yang, Y. Jiang, and P. Liu. 2011. On an efficient NoC multicasting scheme in support of multiple applications running on irregular sub-networks. Microproces. Microsyst. 35, 2, 119--129. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh, and A. Gupta. 1995. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the International Symposium on Computer Architecture. ACM, 24--36. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. J. Xue, A. Garg, B. Ciftcioglu, J. Hu, S. Wang, I. Savidis, M. Jain, R. Berman, P. Liu, M. Huang, H. Wu, E. G. Friedman, G. Wicks, and D. Moore. 2010. An intra-chip free-space optical interconnect. In Proceedings of the 37th Annual International Symposium on Computer Architecture. ACM, 94--105. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. On self-tuning networks-on-chip for dynamic network-flow dominance adaptation

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!