Abstract
In this article implementation of carrier frequency offset estimate for 20MHz LTE baseband processing is discussed. LTE (Long Term Evolution) is a wireless communication standard that makes use of some innovative techniques to gain very high data rates (>100Mbps). This goal for such a high throughput also imposes design challenges for the industry and academia such as in the case of handheld mobile devices where the power budget is very limited. Implicitly high throughput means we need more computation power and more energy. On the other hand industry is also struggling for a flexible hardware solution, or software defined a radio (SDR), to amortize the huge cost of required hardware changes as the wireless standards have kept evolving. Design innovations are now needed to confront those challenges of low power and flexible design without changing the hardware. The implementation is made on Transport Triggered Architecture (TTA), which is a unique concept in computer architecture design, based on the single instruction, “MOVE”. The power consumption of the architecture when synthesized on 180nm technology at 180MHz and 1.8V is 18.39mW. The total area occupied excluding memory is 0.6mm2. The proposed TTA solution has been compared with, a more ASIC (application specific integrated circuits), like ASIP (application specific instruction processor) solution and a coprocessor accelerator-based solution. The proposed solution is more flexible: easily programmable due to high level language support, easily scalable, and still efficient in energy consumption needed to complete the CFO (carrier frequency offset) estimation task. Because of these attractive characteristics, TTA is also a potential candidate for SDR platforms.
- 3GPP TS 36.201. 2007. Evolved universal terrestrial radio access (E-UTRA); Long term evolution (LTE) physical layer; General description. Tech. rep. 3rd Generation Partnership Project (3GPP).Google Scholar
- 3GPP TS 36.211. 2008. Evolved universal terrestrial radio access (E-UTRA); Physical channels and modulation. tech. rep. 3rd Generation Partnership Project (3GPP).Google Scholar
- M. Alard and R. Lassalle. 1987. Principles of modulation and channel coding for digital broadcasting for mobile receivers. Europ. Broadcast Union Rev. 224, 47--69.Google Scholar
- J. A. C. Bingham. 1990. Multicarrier modulation for data transmission: An idea whose time has come. IEEE Commun. Mag. 28, 5--14. Google Scholar
Digital Library
- J. W. Cooley and J. W. Tukey. 1965. An algorithm for the machine calculation of complex Fourier series. Math. Comput. 19, 297--301.Google Scholar
- H. Corporaal. 1999. TTAs: Missing the ILP complexity wall. J. Syst. Architect. 45, 949--973. Google Scholar
Digital Library
- H. Corporaal and H. (J. M.) Mulder. 1991. MOVE: A framework for high-performance processor design. In Proceedings of the ACM/IEEE Conference on Supercomputing. 692--701. Google Scholar
Digital Library
- S. Darlington. 1970. On digital single-sideband modulators. IEEE Trans. Circuit Theory 17, 409--414.Google Scholar
Cross Ref
- L. Harju and J. Nurmi. 2005. A synchronization coprocessor architecture for WCDMA/OFDM mobile terminal implementations. In Proceedings of International Symposium on System-on-Chip. 141--145.Google Scholar
- P. Jääskeläinen, V. Guzma, A. Cilio, T. Pitkanen, and J. Takala. 2007. Codesign toolset for application-specific instruction-set processors. In Proceedings of SPIE, vol. 6507.Google Scholar
- M. Nard and R. Halbert. 1989. Principles of modulation and channel coding for digital broadcasting for mobile receivers. EBU 24, 3--25.Google Scholar
- O. Said, M. Nasr, and A. Shalash. 2012. Embedded reconfigurable synchronization and acquisition ASIP for a multistandard OFDM receiver. Eurasip J. Embedd. Syst.Google Scholar
Cross Ref
- D. She, Y. He, B. Mesman, and H. Corporaal. 2012. Scheduling for register file energy minimization in explicit datapath architectures. In Proceedings of Design, Automation Test in Europe Conference Exhibition (DATE). 388--393. Google Scholar
Digital Library
- M. Speth, S. A. Fechtel, G. Fock, and H. Meyr. 1999. Optimum receiver design for wireless broad-band systems using OFDM-Part I. IEEE Trans. Commun. 47, 11, 1668--1677.Google Scholar
Cross Ref
- M. Speth, S. A. Fechtel, G. Fock, and H. Meyr. 2001. Optimum receiver design for OFDM-based broadband transmission Part-II. A case study. IEEE Trans. Commun. 49, 4, 571--578.Google Scholar
Cross Ref
- D. Toumpakaris, J. Lee, and H.-L. Lou. 2009. Estimation of integer carrier frequency offset in OFDM systems based on the maximum likelihood principle. IEEE Trans. Broadcast. 55, 95--108.Google Scholar
Cross Ref
- J. J. van de Beek, M. Sandell, and P. O. Borjesson. 1997. ML estimation of time and frequency offset in OFDM systems. IEEE Trans. Signal Process. 45, 1800--1805. Google Scholar
Digital Library
- Q. Wang, C. Mehlfuhrer, and M. Rupp. 2010. Carrier frequency synchronization in the downlink of 3GPP LTE. In Proceedings of IEEE 21st International Symposium on Personal Indoor and Mobile Radio Communications (PIMRC). 939--944.Google Scholar
- S. Weinstein and P. Ebert. 1971. Data transmission by frequency-division multiplexing using the discrete Fourier transform. IEEE Trans. Commun. Technol. 19, 628--634.Google Scholar
Cross Ref
Index Terms
Transport triggered architecture to perform carrier synchronization for LTE
Recommendations
Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors
Modern application-specific instruction-set processors (ASIPs) face the daunting task of delivering high performance for a wide range of applications. For enhancing the performance, architectural features, for example, pipelining, VLIW, are often ...
Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions
Existing trend of processors shows a progress toward customizable and reconfigurable architectures. In this paper, we study the benefit of combining the architectural design of a VLIW DSP and the concepts of modern customizable processors like ASIPs (...
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...






Comments