Abstract
This article presents a methodology for building real-time reconfigurable systems that ensures that all the temporal constraints of a set of applications are met while optimizing the utilization of the available reconfigurable resources. Starting from a static platform that meets all the real-time deadlines, our approach takes advantage of runtime reconfiguration in order to reduce the area needed while guaranteeing that all the deadlines are still met. This goal is achieved by identifying which tasks must be always ready for execution in order to meet the deadlines and by means of a methodology that also allows reducing the area requirements.
- Altera. 2011a. Quartus II Web Edition. https://www.altera.com/download/software/quartus-ii-we.Google Scholar
- Altera. 2011b. Stratix V FPGAS: Built for Bandwidth. http://www.altera.com/products/devices/stratix-fpgas/stratix-v/stxv-index.jsp.Google Scholar
- Altera. 2011c. Nios II Processor: The World's Most Versatile Embedded Processor. http://www.altera.com/products/ip/processors/nios2/ni2-index.html.Google Scholar
- S. Banerjee, E. Bozorgzadeh, and N. Dutt. 2009. Exploiting application data-parallelism on dynamically reconfigurable architectures: Placement and architectural considerations. IEEE Trans. VLSI Syst. 17, 2, 234--247. Google Scholar
Digital Library
- L. A. Belady. 1966. A study of replacement algorithms for a virtual-storage computer. IBM Syst. J. 5, 2, 78--101. DOI:http://dx.doi.org/10.1147/sj.52.0078 Google Scholar
Digital Library
- C. Chang, J. Wawrzynek, and R. W. Brodersen. 2005. BEE2: A high-end reconfigurable computing system. IEEE Des. Test Comput. 22, 2, 114--125. DOI:http://dx.doi.org/10.1109/MDT.2005.30 Google Scholar
Digital Library
- J. A. Clemente, C. González, J. Resano, and D. Mozos. 2010. A task graph execution manager for reconfigurable multi-tasking systems. Microprocess. Microsyst. 34, 24, 73--83. DOI:http://dx.doi.org/10.1016/j.micpro.2009.12.003 Google Scholar
Digital Library
- R. Cordone, F. Redaelli, M. A. Redaelli, M. D. Santambrogio, and D. Sciuto. 2009. Partitioning and scheduling of task graphs on partially dynamically reconfigurable FPGAs. IEEE Trans. Comput. Aid. Des. Integ. Circuits Syst. 28, 5, 662--675. DOI:http://dx.doi.org/10.1109/TCAD.2009.2015739 Google Scholar
Digital Library
- K. Danne, R. Miihlenbernd, and M. Platzner. 2006. Executing hardware tasks on dynamically reconfigurable devices under real-time conditions. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'06). 1--6. DOI:http://dx.doi.org/10.1109/FPL.2006.311264Google Scholar
- K. Danne and M. Platzner. 2005. A heuristic approach to schedule periodic real-time tasks on reconfigurable hardware. In Proceedings of the International Conference on Field Programmable Logic and Applications. 568--573. DOI:http://dx.doi.org/10.1109/FPL.2005.1515787Google Scholar
- F. Dittmann and S. Frank. 2007. Hard real-time reconfiguration port scheduling. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'07). 1--6. DOI:http://dx.doi.org/10.1109/DATE.2007.364578 Google Scholar
Digital Library
- M. Fazlali, M. Sabeghi, A. Zakerolhosseini, and K. Bertels. 2010. Efficient task scheduling for runtime reconfigurable systems. J. Syst. Architect. 56, 11, 623--632. DOI:http://dx.doi.org/10.1016/j.sysarc.2010.07.016 Google Scholar
Digital Library
- S. Ghiasi, A. Nahapetian, and M. Sarrafzadeh. 2004. An optimal algorithm for minimizing runtime reconfiguration delay. ACM Trans. Embed. Comput. Syst 3, 2, 237--256. Google Scholar
Digital Library
- D. Göhringer, M. Hübner, E. N. Zeutebouo, and J. Becker. 2011. Operating system for runtime reconfigurable multiprocessor systems. Int. J. Reconfig. Comput. Article 3. DOI:http://dx.doi.org/10.1155/2011/121353 Google Scholar
Digital Library
- S. Hauck. 1998. Configuration prefetch for single context reconfigurable coprocessors. In Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays (FPGA). 65--74. Google Scholar
Digital Library
- K. M. Kavi, B. P. Buckles, and U. N. Bhat. 1986. A formal definition of data flow graph models. IEEE Trans. Comput. C-35, 11, 940--948. DOI:http://dx.doi.org/10.1109/TC.1986.1676696 Google Scholar
Digital Library
- H. Kooti, E. Bozorgzadeh, S. Liao, and L. Bao. 2010. Transition-aware real-time task scheduling for reconfigurable embedded systems. In Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE'10). 232--237. DOI:http://dx.doi.org/10.1109/DATE.2010.5457205 Google Scholar
Digital Library
- Z. Li and S. Hauck. 2002. Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation. In Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA). 187--195. Google Scholar
Digital Library
- E. Lubbers and M. Platzner. 2007. ReconOS: An RTOS supporting hard-and software threads. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'07). 441--446. DOI:http://dx.doi.org/10.1109/FPL.2007.4380686Google Scholar
- IBM Microelectronics. 1999. CoreConnect Bus Architecture, A 32-, 64-, 128-bit core on-chip bus standard. http://www-01.ibm.com/chips/techlib.nsf/products/CoreConnect_Bus_Architecture.Google Scholar
- A. Nahapetian, P. Brisk, S. Ghiasi, and M. Sarrafzadeh. 2009. An approximation algorithm for scheduling on heterogeneous reconfigurable resources. ACM Trans. Embed. Comput. Syst. 9, 1, Article 5. 20 pages. DOI:http://dx.doi.org/10.1145/1596532.1596537 Google Scholar
Digital Library
- J. Noguera and R. M. Badía. 2002. Dynamic run-time HW/SW scheduling techniques for reconfigurable architectures. In Proceedings of the 10th International Symposium on Hardware/Software Codesign (CODES). 205--210. Google Scholar
Digital Library
- J. Noguera and R. M. Badía. 2004. Multitasking on reconfigurable architectures: Microarchitecture support and dynamic scheduling. ACM Trans. Embed. Comput. Syst. 3, 2, 385--406. DOI:http://dx.doi.org/10.1145/993396.993404 Google Scholar
Digital Library
- OpenCores. 2011. Open Cores Newsletter. http://opencores.org/newsletter,2011,02.Google Scholar
- Z. Pan and B. E. Wells. 2008. Hardware supported task scheduling on dynamically reconfigurable SoC architectures. IEEE Trans. Integr. VLSI Syst. 16, 11, 1465--1474. Google Scholar
Digital Library
- J. E. Sim, W.-F. Wong, and J. Teich. 2009. Optimal placement-aware trace-based scheduling of hardware reconfigurations for FPGA accelerators. In Proceedings of the 17th IEEE Symposium on Field Programmable Custom Computing Machines (FCCM'09). IEEE Computer Society, 279--282. DOI:http://dx.doi.org/10.1109/FCCM.2009.49 Google Scholar
Digital Library
- H. K.-H. So and R. Brodersen. 2008a. File system access from reconfigurable FPGA hardware processes in BORPH. In Proceedings of the International Conference on Field Programmable Logic and Applications (FPL'08). 567--570. DOI:http://dx.doi.org/10.1109/FPL.2008.4630010Google Scholar
- H. K.-H. So and R. Brodersen. 2008b. Runtime filesystem support for reconfigurable FPGA hardware processes in BORPH. In Proceedings of the 16th International Symposium on Field-Programmable Custom Computing Machines (FCCM). 285--286. Google Scholar
Digital Library
- B. Sprunt. 1990. Aperiodic task scheduling for real-time systems. Ph.D. Dissertation. Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA. Google Scholar
Digital Library
- C. Steiger, H. Walder, M. Platzner, and L. Thiele. 2003. Online scheduling and placement of real-time tasks to partially reconfigurable devices. In Proceedings of the 24th IEEE Real-Time Systems Symposium (RTSS'03). 224--225. DOI:http://dx.doi.org/10.1109/REAL.2003.1253269 Google Scholar
Digital Library
- Xilinx. 2005. Local memory bus (LMB) v1.0 (v1.00a). http://www.xilinx.com/support/documentation/ip_documentation/lmb.pdf.Google Scholar
- Xilinx. 2009. PlanAhead User Guide, UG632 (v11.4). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/PlanAhead_UserGuide.pdf.Google Scholar
- Xilinx. 2010. EDK. http://www.xilinx.com/support/documentation/dt_edk_edk12-3.htm.Google Scholar
- Xilinx. 2012a. MicroBlaze Processor Reference Guide, UG081 (v13.4). http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_3/mb_ref_guide./pdf.Google Scholar
- Xilinx. 2012b. Partial Reconfiguration User Guide, UG702 (v 14.1). http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_1/ug702.pdf.Google Scholar
- Xilinx. 2012c. Virtex-5 FPGA User Guide, UG190 (v5.4). http://www.xilinx.com/support/documentation/user_guides/ug190.pdf.Google Scholar
- Xilinx. 2012d. Virtex-6 family overview, DS150 (v2.4). http://www.xilinx.com/support/documentation/data_sheets/ds150.pdf.Google Scholar
Index Terms
An approach to manage reconfigurations and reduce area cost in hard real-time reconfigurable systems
Recommendations
Efficiently scheduling runtime reconfigurations
Due to the emergence of portable devices that must run complex dynamic applications there is a need for flexible platforms for embedded systems. Runtime reconfigurable hardware can provide this flexibility but the reconfiguration latency can ...
Reconfigurable Processing With Field Programmable Gate Arrays
ASAP '96: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and ProcessorsIn-system-programmable, SRAM-based Field Programmable Gate Arrays (FPGAs) can be used to create processors and coprocessors whose internal architecture as well as interconnections can be reconfigured to match the needs of a given application. Exploiting ...
Designing Run-Time Reconfigurable Systems with JHDL
Run-time reconfigurable (RTR) systems are FPGA-based systems that reconfigure FPGAs during execution to alter hardware organization and composition to meet the varying needs of applications as they execute. These systems are difficult to describe with ...






Comments