skip to main content
research-article

Energy optimization for real-time multiprocessor system-on-chip with optimal DVFS and DPM combination

Published:28 March 2014Publication History
Skip Abstract Section

Abstract

Energy optimization is a critical design concern for embedded systems. Combining DVFS+DPM is considered as one preferable technique to reduce energy consumption. There have been optimal DVFS+DPM algorithms for periodic independent tasks running on uniprocessor in the literature. Optimal combination of DVFS and DPM for periodic dependent tasks on multicore systems is however not yet reported. The challenge of this problem is that the idle intervals of cores are not easy to model. In this article, a novel technique is proposed to directly model the idle intervals of individual cores such that both DVFS and DPM can be optimized at the same time. Based on this technique, the energy optimization problem is formulated by means of mixed integrated linear programming. We also present techniques to prune the exploration space of the formulation. Experimental results using real-world benchmarks demonstrate the effectiveness of our approach compared to existing approaches.

References

  1. ARM 2012. ARM Cortex-A15 serious. http://www.arm.com/products.Google ScholarGoogle Scholar
  2. S. Baruah and G. Fohler. 2011. Certification-cognizant time-triggered scheduling of mixed-criticality systems. In Proceedings of the IEEE 32nd Real-Time Systems Symposium. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Muhammad Khurram Bhatti, Ceile Belleudy, and Michel Auguin. 2011. Hybrid power management in real time embedded systems: An interplay of DVFS and DPM techniques. Real-Time Syst. 47, 2. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Gang Chen, Kai Huang, Christian Buckl, and Alois Knoll. 2013. Energy optimization with worst-case deadline guarantee for pipelined multiprocessor systems. In Proceedings of the Conference on Design, Automation and Test in Europe. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Jian-Jia Chen and Tei-Wei Kuo. 2005. Multiprocessor energy-efficient scheduling for real-time tasks with different power characteristics. In Proceedings of International Conference on Parallel Processing. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Hui Cheng and Steve Goddard. 2006. Online energy-aware I/O device scheduling for hard real-time systems. In Proceedings of the Conference on Design, Automation and Test in Europe. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. CPLEX. 2010. IBM ILOG CPLEX optimizer. http://www.ibm.com/software/.Google ScholarGoogle Scholar
  8. V. Devadas and H. Aydin. 2012. On the interplay of voltage/frequency scaling and device power management for frame-based real-time embedded applications. IEEE Trans. Comput. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. R. P. Dick, D. L. Rhodes, and W. Wolf. 1998. TGFF: task graphs for free. In Proceedings of the 6th International Workshop on Hardware/Software Codesign. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Marco E. T. Gerards and Jan Kuper. 2013. Optimal DPM and DVFS for frame-based real-time systems. ACM Trans. Archit. Code Optim., Article 41. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. F. Gruian and K. Kuchcinski. 2001. LEneS: task scheduling for low-energy systems using variable supply voltage processors. In Proceedings of the Asia and South Pacific Design Automation Conference. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the 2001 IEEE International Workshop on Workload Characterization. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. Michael B. Henry and Leyla Nazhandali. 2009. Hybrid super/subthreshold design of a low power scalable-throughput fft architecture. In Proceedings of the International Conference on High PerformanceEmbedded Architectures and Compilers. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Kai Huang, Luca Santinelli, Jian-Jia Chen, Lothar Thiele, and Giorgio C. Buttazzo. 2011. Applying real-time interface and calculus for dynamic power management in hard real-time systems. Real-Time Systems. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. Chia-Mei Hung, Jian-Jia Chen, and Tei-Wei Kuo. 2006. Energy-Efficient real-time task scheduling for a DVS system with a non-DVS processing element. In Proceedings of the 27th IEEE International Real-Time Systems Symposium. 303--312. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Intel 2009. Intel Atom Processor. http://www.intel.com/processors/atom.html. (2009).Google ScholarGoogle Scholar
  17. Intel 2011. Intel 22nm Technology. http://www.intel.com/silicon-innovations/. (2011).Google ScholarGoogle Scholar
  18. Intel 2012. Intel Single-Chip Cloud Computer (SCC). http://www.intel.com/content/www/us/en/research.Google ScholarGoogle Scholar
  19. ITRS 2011. International Technology Roadmap for Semiconductors. http://www.itrs.net/reports.html.Google ScholarGoogle Scholar
  20. R. Jejurikar, C. Pereira, and R. Gupta. 2004. Leakage aware dynamic voltage scaling for real-time embedded systems. In Proceedings of the 41st ACM/IEEE Design Automation Conference. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. N. K. Jha. 2001. Low power system scheduling and synthesis. In Proceedings of the IEEE/ACM International Conference on Computer Aided Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Dawei Li and Jie Wu. 2012. Energy-Aware Scheduling for Frame-Based Tasks on Heterogeneous Multiprocessor Platforms. In Proceedings of the 41st International Conference on Parallel Processing. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. C. E. Lin, Hung-Ming Yen, and Yu-Shang Lin. 2007. Development of Time Triggered hybrid data bus System for small aircraft digital avionic system. In Proceedings of IEEE/AIAA 26th Digital Avionics Systems Conference.Google ScholarGoogle ScholarCross RefCross Ref
  24. Martin Lukasiewycz, Sebastian Steinhorst, Florian Sagstetter, Wanli Chang, Peter Waszecki, Matthias Kauer, and Samarjit Chakraborty. 2012. Cyber-physical systems design for electric vehicles. In Proceedings of the Euromicro Conference on Digital System Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. Steven M. Martin, Krisztian Flautner, Trevor Mudge, and David Blaauw. 2002. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Marvell. 2009. Marvell PXA270 Processor. http://www.marvell.com/application-processors/pxa-family/.Google ScholarGoogle Scholar
  27. Marvell. 2012. Marvell ARMADA. http://www.marvell.com/.Google ScholarGoogle Scholar
  28. Christian El Salloum, Martin Elshuber, Oliver Hoftberger, Haris Isakovic, and Armin Wasicek. 2012. The ACROSS MPSoC: A new generation of multi-core processors designed for safety-critical embedded systems. In Proceedings of the 15th Euromicro Conference on Digital System Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. SimpleScalar. 2003. SimpleScalar LLC. http://www.simplescalar.com. (2003).Google ScholarGoogle Scholar
  30. Amit Kumar Singh, Anup Das, and Akash Kumar. 2013. Energy optimization by exploiting execution slacks in streaming applications on multiprocessor systems. In Proceedings of the 50th Annual Design Automation Conference. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. Krishnan Srinivasan and Karam S. Chatha. 2007. Integer linear programming and heuristic techniques for system-level low power scheduling on multiprocessor architectures under throughput constraints. Integration: VLSI J. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. TTE system 2007. Reliable time-triggered Processor. http://www.tte-systems.com/products/.Google ScholarGoogle Scholar
  33. K. S. Vallerio and N. K. Jha. 2003. Task graph extraction for embedded system synthesis. In Proceedings of the 16th International Conference on VLSI Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  34. Weixun Wang and P. Mishra. 2010. Leakage-aware energy minimization using dynamic voltage scaling and cache reconfiguration in real-time systems. In Proceedings of the 23rd International Conference on VLSI Design. Google ScholarGoogle ScholarDigital LibraryDigital Library
  35. Yi Wang, Duo Liu, Zhiwei Qin, and Zili Shao. 2010. Memory-aware optimal scheduling with communication overhead minimization for streaming applications on chip multiprocessors. In Proceedings of the 31st IEEE Real-Time Systems Symposium. Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. Yi Wang, Hui Liu, Duo Liu, Zhiwei Qin, Zili Shao, and Edwin H.-M. Sha. 2011. Overhead-aware energy optimization for real-time streaming applications on multiprocessor System-on-Chip. ACM Trans. Des. Autom. Electron. Syst. Google ScholarGoogle ScholarDigital LibraryDigital Library
  37. Huiting Xu, Fanxin Kong, and Qingxu Deng. 2012. Energy minimizing for parallel real-time tasks based on level-packing. In Proceedings of the 18th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications. Google ScholarGoogle ScholarDigital LibraryDigital Library
  38. Yumin Zhang, Xiaobo Hu, and D. Z. Chen. 2002. Task scheduling and voltage selection for energy minimization. In Proceedings of the 39th Design Automation Conference. Google ScholarGoogle ScholarDigital LibraryDigital Library
  39. Xiliang Zhong and Cheng-Zhong Xu. 2008. System-wide energy minimization for real-time tasks: Lower bound and approximation. ACM Trans. Embed. Comput. Syst. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Energy optimization for real-time multiprocessor system-on-chip with optimal DVFS and DPM combination

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!