Abstract
In order to demonstrate the feasibility of using small, general-purpose, microprogrammed computers for real-time digital signal processing, the application of the LX-1 microprocessor as a digital vocoder was investigated. The advantages of using a microprogrammed processor rather than special-purpose hardware for this application are the lower cost of such a general-purpose computer and the flexibility provided by the ability to change the microprogram.
The paper describes an implementation of the spectrum analyzer portion of the vocoder and its operation on the LX-1 simulator. The results show that real-time operation of the spectrum analyzer on the LX-1 prototype (with 70 nsec cycle time) could be expected with minimal additional hardware: a 200-sample input buffer and a fast multiplier.
Moreover, the proposed LSI version of LX-1 could be operated in half duplex mode for both analysis and synthesis, or to process several input channels.
- G. D. Hornbuckle, "The LX-1 Microprocessor", this issue.Google Scholar
- W. M. Anderson, Jr., "Specification of a Digital Vocoder System", Acoustical Society of America, Cleveland, Ohio, November 19--22, 1968.Google Scholar
- T. Bially, "Structure of a Digital Channel Vocoder", International Conference on Communications, Boulder, Colorado, June 9--11, 1969.Google Scholar
- W. R. Sutherland, J. W. Forgie, and M. V. Morello, "Graphics in Time-Sharing: A Summary of the TX-2 Experience", 1969 Spring Joint Computer Conference. Google Scholar
Digital Library
- B. Gold, "Computer Program for Pitch Extraction", Journal of the Acoustical Society of America, Vol 34, No. 7, 916--921, July 1962.Google Scholar
Cross Ref
Index Terms
A microprogrammed digital vocoder analyzer
Recommendations
Pipelined microprogrammed control of a real-time signal processor
MICRO 6: Conference record of the 6th annual workshop on MicroprogrammingThe design of a pipelined microprogrammed controller for a real-time signal processor is described. The signal processor has an arithmetic functional unit with four multipliers and four adders, eight general-purpose registers, 16 index registers, a ...
Implementation of Microprogrammed Hard Disk Drive Servo Sequencer
DSD '08: Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and ToolsThis paper presents an Application Specific Instruction-set Processor (ASIP) for the realization of Hard Disk Drive Regular Servo Sequencer (RSS) and the related firmware for its reconfiguration. The proposed architecture is a 12 bit Reduced Instruction ...
On Horizontally Microprogrammed Microarchitecture Description Techniques
In automatically generating microcode starting from a highlevel source language, a significant issue is the description of the target microengine architecture. The techniques and methodologies used to accomplish this address the practical issues of: 1) ...






Comments