skip to main content
research-article
Free Access

Structure of a multiprocessor using microprogrammable building blocks

Authors Info & Claims
Published:01 October 1971Publication History
Skip Abstract Section

Abstract

This paper describes a general purpose, microprogrammable, hardware building block called an Interpreter, an LSI-multiprocessing system in which the Interpreter is used, and a machine structure, implemented via firmware on the Interpreter.

The Interpreter consists of five types of functional modules, each partitioned for eventual implementation with LSI arrays of 450-750 gates and less than 126 signal pins. One of these functional units is the writable microprogram memory, whose contents define the function of the Interpreter. The flexibility of the Interpreter is typified by its present use as a device controller, a stand-alone emulator of other machines, and as a multiprocessor.

The Interpreter's main design concept allows functions formerly performed by software alone to be now performed by the emulating hardware. In this presentation an instruction set, which includes those software functions frequently and consistently used in operating systems, is emulated. The order code will allow for easy table and list manipulation or handling since much of scheduling and resource handling is confined to such operations.

The ability to write code independent of the data to be processed is provided by accessing information through descriptions. These descriptions can locate the requested information, describe its structure, impose controls on the use of the information and provide signals to the operating system for special functions.

References

  1. M. V. Wilkes, "The Growth of Interest in Microprogramming: A Literature Survey," Computing Surveys vol. 1, no. 3, pp. 139--145, September, 1969. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. R. F. Rosin, "Contemporary Concepts of Microprogramming and Emulation," Computing Surveys, vol. 1, no. 4, pp. 197--212, December, 1969. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. C. V. Ramamoorthy and M. Tsuchiya, "A Study of User-microprogrammable Computers," AFIPS Conf. Proc. (SJCC), vol. 36. Montvale, N.J.: AFIPS Press, pp. 165--181, 1970. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. S. S. Husson, Microprogramming: Principles and Practices, Englewood Cliffs, N.J.: Prentice Hall, 1970.Google ScholarGoogle Scholar
  5. A. J. Critchlow, "Generalized Multiprocessing and Multiprogramming Systems," AFIPS Conf. Proc. (FJCC), vol. 24, New York, N.Y.: Spartan Books, pp. 107--126, 1963. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. B. Wald, "Throughput and Cost Effectiveness of Monoprogrammed, Multiprogrammed, and Multiprocessing Digital Computers," NRL Report 6549. Project No. RF-001-08041, April, 1967.Google ScholarGoogle Scholar
  7. G. R. Blakeney, et. al., "An Application-oriented Multiprocessing System: Design Characteristics of the 9020 System," IBM Systems Journal vol. 6, no. 2, pp. 80--94, 1967. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. B. W. Lampson, "A Scheduling Philosophy for Multiprocessing Systems," Comm. ACM, vol. 11, no. 5, pp. 347--360, May, 1968. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. A. S. Buchman, "Aerospace Computers," Advances in Computers, vol. 9, F. L. Alt and M. Rubinoff, Eds. New York: Academic Press, 1968.Google ScholarGoogle Scholar
  10. D. O. Baechler, "Aerospace Computer Characteristics and Design Trends," Computer, vol. 4. no. 1, pp. 46--57, January/February, 1971. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. O. L. MacSorely, "High Speed Arithmetic in Binary Computers" Proc. IRE, pp. 67--91, January 1961.Google ScholarGoogle Scholar
  12. L. S. Garret, "Integrated-Circuit Digital Logic Families, IEEE Spectrum, vol. 7, no. 10, pp. 46--58, October 1970; no. 11, pp. 63--92, November, 1970; no. 12, pp. 30--42, December 1970. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. "The Descriptor - A definition of the B 5500 Information Processing System," Burroughs Corp., February, 1961.Google ScholarGoogle Scholar
  14. R. F. Rosin, "Supervisory and Monitor Svstems," Computing Surveys, vol. 1, no. 1, pp. 37--54, March, 1969. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. B. J. Huberman, "Principles of Operation of the Venus Microprogram," Mitre Technical Report 1843, May 1, 1970.Google ScholarGoogle Scholar
  16. "A Narrative Description of the Burroughs B 5500," Burroughs Corp., May, 1965.Google ScholarGoogle Scholar
  17. R. Barton, Private conversations, 1967--1969.Google ScholarGoogle Scholar

Index Terms

  1. Structure of a multiprocessor using microprogrammable building blocks

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      • Published in

        cover image ACM SIGMICRO Newsletter
        ACM SIGMICRO Newsletter  Volume 2, Issue 3
        October 1971
        66 pages
        ISSN:1050-916X
        DOI:10.1145/2580713
        • Editor:
        • R. E. Merwin
        Issue’s Table of Contents

        Copyright © 1971 Authors

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 1 October 1971

        Check for updates

        Qualifiers

        • research-article

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!