Abstract
To fully exploit the capabilities of runtime reconfigurable FPGAs in self-aware systems, design tools are required that exceed the capabilities of present vendor design tools. Such tools must allow the implementation of scalable reconfigurable systems with various different partial modules that might be loaded to different positions of the device at runtime. This comprises several complex tasks, including floorplanning, communication architecture synthesis, physical constraints generation, physical implementation, and timing verification all the way down to the final bitstream generation. In this article, we present how our GoAhead framework helps in implementing self-aware systems on FPGAs with a minimum of user interaction.
- T. Becker, W. Luk, and P. Y. K. Cheung. 2007. Enhancing relocatability of partial bitstreams for run-time reconfiguration. In Proceedings of the 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines. 35--44. Google Scholar
Digital Library
- C. Beckhoff, D. Koch, and J. Torresen. 2010. Short-circuits on FPGAs caused by partial runtime reconfiguration. In Proceedings of the International Conference on Field Programmable Logic and Applications. 596--601. Google Scholar
Digital Library
- C. Beckhoff, D. Koch, and J. Torresen. 2011a. Migrating static systems to partially reconfigurable systems on Spartan-6 FPGAs. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops and PhD Forum. 212--219. Google Scholar
Digital Library
- C. Beckhoff, D. Koch, and J. Torresen. 2011b. The Xilinx Design Language (XDL): Tutorial and use cases. In Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip. 1--8.Google Scholar
- C. Beckhoff, D. Koch, and J. Torresen. 2012. GOAHEAD : A partial reconfiguration framework. In Proceedings of the 20th Annual International Symposium on Field-Programmable Custom Computing Machines. 37--44. Google Scholar
Digital Library
- C. Beckhoff, D. Koch, and J. Torresen. 2013. Automatic floorplanning and interface synthesis of island style reconfigurable systems with GOAHEAD. In Proceedings of the Conference on Architecture of Computing Systems. 303--316. Google Scholar
Digital Library
- M. Bourgeault. 2011. Altera's partial reconfiguration flow. www.eecg.utoronto.ca/∼jayar/FPGAseminar/FPGA_Bourgeault_June23_2011.pdf.Google Scholar
- N. Campregher, P. Cheung, G. Constantinides, and M. Vasilko. 2006. Reconfiguration and fine-grained redundancy for fault tolerance in FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 1--6.Google Scholar
- C. Claus, B. Zhang, M. Hübner, C. Schmutzler, J. Becker, and W. Stechle. 2007. An XDL-based busmacro generator for customizable communication interfaces for dynamically and partially reconfigurable systems. In Proceedings of the Workshop on Reconfigurable Computing Education at ISVLSI.Google Scholar
- CosReCos. 2012. CosReCos ProjectWebsite: www.mn.uio.no/ifi/english/research/projects/cosrecos/.Google Scholar
- C. Dennl, D. Ziener, and J. Teich. 2012. On-the-fly composition of FPGA-based SQL query accelerators using a partially reconfigurable module library. In Proceedings of the 20th Annual International Symposium on Field-Programmable Custom Computing Machines. 45--52. Google Scholar
Digital Library
- E. Dijkstra. 1961. Algol 60 Translation: An Algol 60 Translator for the X1. Mathematisch Centrum, Amsterdam.Google Scholar
- A. Ehliar and D. Liu. 2007. Thinking outside the flow: Creating customized backend tools for Xilinx based designs. In Proceedings of the 4th Annual FPGAworld Conference.Google Scholar
- S. Hansen, D. Koch, and T. Jim. 2011. High speed partial run-time reconfiguration using enhanced ICAP hard macro. In Proceedings of the Reconfigurable Architecture Workshops. 174--180. Google Scholar
Digital Library
- J. Heiner, B. Sellers, M. Wirthlin, and J. Kalb. 2009. FPGA partial reconfiguration via configuration scrubbing. In Proceedings of the International Conference on Field Programmable Logic and Applications. 99--104.Google Scholar
- K. Kȩpa, F. Morgan, K. Kósciuszkiewicz, L. Braun, M. Hübner, and J. Becker. 2009. FPGA analysis tool: High-level flows for low-level design analysis in reconfigurable computing. In Proceedings of the 5th International Workshop on Reconfigurable Computing: Architectures, Tools and Applications. 62--73. Google Scholar
Digital Library
- D. Koch, C. Beckhoff, and J. Teich. 2008. ReCoBus-Builder: A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 119--124.Google Scholar
- D. Koch, C. Beckhoff, and J. Teich. 2009. A communication architecture for complex runtime reconfigurable systems and its implementation on Spartan-3 FPGAs. In Proceedings of the 17th ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. 233--236. Google Scholar
Digital Library
- D. Koch, C. Beckhoff, and J. Torresen. 2010. Zero logic overhead integration of partially reconfigurable modules. In Proceedings of the 23rd Symposium on Integrated Circuits and System Design. 103--108. Google Scholar
Digital Library
- D. Koch and J. Torresen. 2010. Routing optimizations for component-based system design and partial run-time reconfiguration on FPGAs. In Proceedings of International Conference on Field Programmable Technology. 460--464.Google Scholar
- D. Koch. 2012. Partial Reconfiguration on FPGAs - Architectures, Tools and Applications. Springer. Google Scholar
Digital Library
- J. Lach, W. Mangione-Smith, and M. Potkonjak. 1998. Low Overhead Fault-Tolerant FPGA Systems. IEEE Trans. VLSI Syst. 2, 212--221. Google Scholar
Digital Library
- C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, and B. Hutchings. 2011. Rapid-Smith: Do-it-yourself CAD tools for Xilinx FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 349--355. Google Scholar
Digital Library
- M. Majer, J. Teich, A. Ahmadinia, and C. Bobda. 2007. The Erlangen slot machine: A dynamically reconfigurable FPGA-based computer. J. VLSI Sig. Proc. 15--31. Google Scholar
Digital Library
- O. Maslennikow and P. Soltan. 2003. Automated Implementation of digital circuits in current-mode FPGA chips. In Proceedings of the 7th International Conference on the Experience of Designing and Application of CAD Systems in Microelectronics. 223--225.Google Scholar
- Microsemi Inc. 2011. Understanding single event effects (SEEs) in FPGAs. www.actel.com/documents/SEE_WP.pdf.Google Scholar
- A. Oetken, S. Wildermann, J. Teich, and D. Koch. 2010. A bus-based SoC architecture for flexible module placement on reconfigurable FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 234--239. Google Scholar
Digital Library
- RECONETS. 2012. ReCoNets project website: www12.informatik.uni-erlangen.de/research/reconets/.Google Scholar
- C. Ruething, A. Agne, M. Happe, and C. Plessl. 2012. Exploration of ring oscillator design space for temperature measurements on FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Application. 559--562.Google Scholar
- M. Santambrogio, H. Hoffmann, J. Eastep, and A. Agarwal. 2010. Enabling Technologies for self-aware adaptive systems. In Proceedings of the NASA/ESA Conference on Adaptive Hardware and Systems. 149--156.Google Scholar
- M. Scarpino. 2008. The Hoplite Guide To Run-Time Reconfigurable-Computing. https://web.archive.org/web/20041014010015/http://hopsys.com/JBits.pdf.Google Scholar
- A. Singh and M. Marek-Sadowska. 2002. FPGA interconnect planning. In Proceedings of the International Workshop on System-Level Interconnect Prediction. 23--30. Google Scholar
Digital Library
- F. Sironi, M. Triverio, H. Hoffmann, M. Maggio, and M. Santambrogio. 2010. Self-aware adaptation in FPGA-based systems. In Proceedings of the International Conference on Field Programmable Logic and Applications. 187--192. Google Scholar
Digital Library
- A. A. Sohanghpurwala, P. Athanas, T. Frangieh, and A. Wood. 2011. OpenPR: An open-source partial-reconfiguration toolkit for Xilinx FPGAs. In Proceedings of the IEEE International Symposium on Parallel and Distributed Processing Workshops. 228--235. Google Scholar
Digital Library
- N. Steiner. 2002. A standalone wire database for routing and tracing in Xilinx Virtex, Virtex-E, and Virtex-II FPGAs. M.S. thesis, Virginia Tech.Google Scholar
- N. Steiner. 2008. Autonomous computing systems. Ph.D. thesis, Virginia Tech.Google Scholar
- N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French. 2011. TORC: Towards an open-source tool flow. In Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays. 41--44. Google Scholar
Digital Library
- E. Stott, P. Sedcole, and P. Cheung. 2008. Fault tolerant methods for reliability in FPGAs. In Proceedings of the International Conference on Field Programmable Logic and Applications. 415--420.Google Scholar
- P. Sundararajan, S. McMillan, and S. A. guccione. 2001. Testing FPGA devices using JBits. In Proceedings of the Military and Aerospace Applications of Programmable Devices and Technologies Conference.Google Scholar
- Xilinx Inc. 2000. The Xilinx design language. HTML documentation file supplied with ISE Verion 6.3.Google Scholar
- Xilinx Inc. 2002. Two flows for partial reconfiguration: Module based or difference based. www.xilinx.com/bvdocs/appnotes/xapp290.pdf.Google Scholar
- Xilinx Inc. 2003. JBits 3.0 SDK for Virtex-II. www.xilinx.com/labs/projects/jbits/.Google Scholar
- Xilinx Inc. 2011. Partial Reconfiguration User Guide (Rel 13.2). www.xilinx.com/support/documentation/sw_manuals/xilinx13_2/ug702.pdf.Google Scholar
- S. Yousuf and A. Gordon-Ross. 2010. DAPR: Design automation for partially reconfigurable FPGAs. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms. 97--103.Google Scholar
Index Terms
Design Tools for Implementing Self-Aware and Fault-Tolerant Systems on FPGAs
Recommendations
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
CODES+ISSS '09: Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesisField-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhanced support for dynamic and partial reconfigurability. Design automation ...
Prototype implementation of array-processor extensible over multiple FPGAs for scalable stencil computation
This paper demonstrates and evaluates the performance and the scalability of the systolic computational-memory array (SCMA) for stencil computation, which is a typical computing kernel of scientific simulation. We describe the basic architecture of th ...
Pipeline Vectorization for Reconfigurable Systems
FCCM '99: Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing MachinesThis paper presents pipeline vectorization, a method for synthesizing hardware pipelines in reconfigurable systems based on software vectorizing compilers. The method improves efficiency and ease of development of reconfigurable designs, particularly ...






Comments