Abstract
A promising technique to improve the write performance of solid-state disks (SSDs) is to use a disk write buffer. The goals of a write buffer is not only to reduce the write traffic to the flash chips but also to convert host write patterns into long and sequential write bursts. This study proposes a new buffer design consisting of a replacement policy and a write-back policy. The buffer monitors how the host workload stresses the flash translation layer upon garbage collection. This is used to dynamically adjust its replacement and write-back strategies for a good balance between write sequentiality and write randomness. When the garbage collection overhead is low, the write buffer favors high write sequentiality over low write randomness. When the flash translation layer observes a high overhead of garbage collection, the write buffer favors low write randomness over high write sequentiality. The proposed buffer design outperformed existing approaches by up to 20% under various workloads and flash translation algorithms, as will be shown in experiment results.
- American Standard Association 2006. Information Technology - AT Attachment 8 - ATA/ATAPI Command Set (ATA8-ACS). American Standard Association.Google Scholar
- Jens Axboe and Alan D. Brunelle. 2007. Blktrace User Guide.Google Scholar
- Tae-Sun Chung, Dong-Joo Park, Sangwon Park, Dong-Ho Lee, Sang-Won Lee, and Ha-Joo Song. 2006. System software for flash memory: A survey. In Embedded and Ubiquitous Computing (EUC'06). 394--404. Google Scholar
Digital Library
- Michael R. Garey and David S. Johnson. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman & Co., New York, NY. Google Scholar
Digital Library
- Intel. 2009. Intel X18-M/X25-M SATA Solid State Drive - Enterprise Server/Storage Applications Product Manual Addendum.Google Scholar
- Heeseung Jo, Jeong-Uk Kang, Seon-Yeong Park, Jin-Soo Kim, and Joonwon Lee. 2006. FAB: Flash-aware buffer management policy for portable media players. IEEE Transactions on Consumer Electronics 52, 2 (May 2006), 485--493. DOI:http://dx.doi.org/10.1109/TCE.2006.1649669 Google Scholar
Digital Library
- Sooyong Kang, Sungmin Park, Hoyoung Jung, Hyoki Shim, and Jaehyuk Cha. 2009. Performance trade-offs in using NVRAM write buffer for flash memory-based storage devices. IEEE Transactions on Computers 58, 6 (June 2009), 744--758. DOI:http://dx.doi.org/10.1109/TC.2008.224 Google Scholar
Digital Library
- Hyojun Kim and Seongjun Ahn. 2008. BPLRU: A buffer management scheme for improving random writes in flash storage. In Proceedings of the 6th USENIX Conference on File and Storage Technologies (FAST'08). USENIX Association, Berkeley, CA, 1--14. Google Scholar
Digital Library
- Sang-Won Lee, Dong-Joo Park, Tae-Sun Chung, Dong-Ho Lee, Sangwon Park, and Ha-Joo Song. 2007. A log buffer-based flash translation layer using fully-associative sector translation. Transactions on Embedded Computing Systems 6, 3 (2007), 18. DOI:http://dx.doi.org/10.1145/1275986.1275990 Google Scholar
Digital Library
- Youngjae Lee, Jin-Soo Kim, Sang-Won Lee, and Seungryoul Maeng. 2015. Zombie chasing: Efficient flash management considering dirty data in the buffer cache. IEEE Transactions on Computers 64, 2 (Feb. 2015), 569--581. DOI:http://dx.doi.org/10.1109/TC.2013.218Google Scholar
Cross Ref
- Ying-Chieh Lee, Chin-Ting Kuo, and Li-Pin Chang. 2012. Design and Implementation of a virtual platform of solid-state disks. IEEE Embedded Systems Letters 4, 4 (2012), 90--93. DOI:http://dx.doi.org/ 10.1109/LES.2012.2213795 Google Scholar
Digital Library
- Microsoft Cooperation. 2012. Configuring and Starting the NT Kernel Logger Session. (2012).Google Scholar
- Eyee Hyun Nam, B. S. J. Kim, Hyeonsang Eom, and Sang Lyul Min. 2011. Ozone (O3): An out-of-order flash memory controller architecture. IEEE Transactions on Computers 60, 5 (May 2011), 653--666. DOI:http://dx.doi.org/10.1109/TC.2010.209 Google Scholar
Digital Library
- Chanik Park, Wonmoon Cheon, Jeonguk Kang, Kangho Roh, Wonhee Cho, and Jin-Soo Kim. 2008. A reconfigurable FTL (flash translation layer) architecture for NAND flash-based applications. ACM Transactions on Embedded Computer Systems 7, 4 (2008), 1--23. DOI:http://dx.doi.org/10.1145/1376804.1376806 Google Scholar
Digital Library
- Seung-Ho Park, Jung-Wook Park, Shin-Dug Kim, and Charles C. Weems. 2012. A pattern adaptive NAND flash memory storage structure. IEEE Transactions on Computers 61, 1 (Jan. 2012), 134--138. DOI:http://dx.doi.org/10.1109/TC.2010.212 Google Scholar
Digital Library
- Samsung Electronics Company. 2008. K9MDG08U5M 4G * 8 Bit MLC NAND Flash Memory Data Sheet. Samsung Electronics Company.Google Scholar
- Dongyoung Seo and Dongkun Shin. 2008. Recently-evicted-first buffer replacement policy for flash storage devices. IEEE Transactions on Consumer Electronics 54, 3 (Aug. 2008), 1228--1235. DOI:http://dx.doi. org/10.1109/TCE.2008.4637611 Google Scholar
Digital Library
- Yoon Jae Seong, Eyee Hyun Nam, Jin Hyuk Yoon, Hongseok Kim, Jin-Yong Choi, Sookwan Lee, Young Hyun Bae, Jaejin Lee, Yookun Cho, and Sang Lyul Min. 2010. Hydra: A block-mapped parallel flash memory solid-state disk architecture. IEEE Transactions on Computers 59 (2010), 905--921. Google Scholar
Digital Library
Index Terms
Plugging Versus Logging: Adaptive Buffer Management for Hybrid-Mapping SSDs
Recommendations
Plugging versus logging: a new approach to write buffer management for solid-state disks
DAC '11: Proceedings of the 48th Design Automation ConferenceUsing device write buffers is a promising technique to improve the write performance of solid-state disks. The write buffer not only reduces the write traffic to the flash but also produces large and sequential write bursts to the underlying flash ...
Exploiting Page Correlations for Write Buffering in Page-Mapping Multichannel SSDs
Advanced solid-state disks (SSDs) have been equipped with page-mapping flash translation layers and multichannel architectures. The SSDs employ a RAM-based write buffer, which delays write requests for reducing write traffic, reorders requests for ...
Design and implementation of an efficient wear-leveling algorithm for solid-state-disk microcontrollers
Solid-state disks (SSDs) are storage devices that emulate hard drives with flash memory. They have been widely deployed in mobile computers as disk drive replacements. Flash memory is organized in terms of erase blocks. With the current technology, a ...






Comments