Abstract
Caches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation--induced failures in cache SRAM arrays, which compromise cache reliability. In this article, we propose FFT-Cache, a flexible fault-tolerant cache that uses a flexible defect map to configure its architecture to achieve significant reduction in energy consumption through aggressive voltage scaling while maintaining high error reliability. FFT-Cache uses a portion of faulty cache blocks as redundancy—using block-level or line-level replication within or between sets—to tolerate other faulty caches lines and blocks. Our configuration algorithm categorizes the cache lines based on degree of conflict between their blocks to reduce the granularity of redundancy replacement. FFT-Cache thereby sacrifices a minimal number of cache lines to avoid impacting performance while tolerating the maximum amount of defects. Our experimental results on a processor executing SPEC2K benchmarks demonstrate that the operational voltage of both L1/L2 caches can be reduced down to 375 mV, which achieves up to 80% reduction in the dynamic power and up to 48% reduction in the leakage power. This comes with only a small performance loss (<%5) and 13% area overhead.
- A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta, and K. Roy. 2005. A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Transaction on VLSI Systems 13, 1, 27--38. Google Scholar
Digital Library
- H. Al-Omari and K. Sabri. 2006. New graph coloring algorithms. American Journal of Math and Statistics 2, 4, 739--741.Google Scholar
- A. Ansari, S. Feng, S. Gupta, and S. Mahlke. 2009a. Enabling ultra low voltage system operation by tolerating on-chip cache failures. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). 307--310. Google Scholar
Digital Library
- A. Ansari, S. Gupta, S. Feng, and S. Mahlke. 2009b. ZerehCache: Armoring cache architectures in high defect density technologies. In Proceedings of the International Symposium on Microarchitecture (Micro). 100--110. Google Scholar
Digital Library
- T. Austin, E. Larson, and D. Ernst. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Transactions on Computers 35, 2, 59--67. Google Scholar
Digital Library
- B. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601.Google Scholar
- A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, and F. Kurdahi. 2010. E < MC2: Less energy through multi-copy cache. In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES). 237--246. Google Scholar
Digital Library
- A. Chakraborty, H. Homayoun, A. Khejah, N. Dutt, A. Eltawil, and F. Kurdahi. 2013. Multicopy cache: A highly energy-efficient cache architecture. ACM Transactions on Embedded Computing Systems 13, 5, Article No. 150. Google Scholar
Digital Library
- L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129.Google Scholar
- C. Chen and M. Hsiao. 1984. Error-correcting codes for semiconductor memory applications: A state of the art review. IBM Journal of Research and Development 28, 2, 124--134. Google Scholar
Digital Library
- G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. Kim. 2007. Yield-driven near-threshold SRAM design. In Proceedings of the International Conference on Computer Aided Design. 660--666. Google Scholar
Digital Library
- Z. Chishti, A. R. Alameldeen, C. Wilkerson, W. Wu, and S.-L. Lu. 2009. Improving cache lifetime reliability at ultra-low voltages. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42). 88--99. Google Scholar
Digital Library
- J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. C. Hoe. 2007. Multi-bit error tolerant caches using two-dimensional error coding. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40). 197--209. Google Scholar
Digital Library
- W. Klotz. 2002. Graph Coloring Algorithms. Mathematik-Bericht 5, Clausthal University of Technology, Clausthal, Germany.Google Scholar
- C. K. Koh, W. F. Wong, Y. Chen, and H. Li. 2009a. The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies. In Proceedings of the International Conference on Computer Design (ICCD). 268--274. Google Scholar
Digital Library
- C. K. Koh, W. F. Wong, Y. Chen, and H. Li. 2009b. Tolerating process variations in large, set associative caches: The buddy cache. ACM Transactions on Architecture and Code Optimization 6, 2, Article No. 8. Google Scholar
Digital Library
- J. P. Kulkarni, K. Kim, and K. Roy. 2007. A 160 mv, fully differential, robust Schmitt trigger based sub-threshold SRAM. In Proceedings of the International Symposium on Low Power Electronics and Design. 171--176. Google Scholar
Digital Library
- F. Moradi, D. Wisland, S. Aunet, H. Mahmoodi, and T. Cao. 2008. 65 nm sub-threshold 11t-SRAM for ultra low voltage applications. In Proceedings of the International Symposium on System-on-a-Chip. 113--118.Google Scholar
- Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto. 2007. An area-conscious low-voltage-oriented 8t-SRAM design under DVS environment. In Proceedings of the IEEE Symposium on VLSI Circuits. 256--257.Google Scholar
- S. Mukhopadhyay, H. Mahmoodi, and K. Roy. 2005. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 12, 1859--1880. Google Scholar
Digital Library
- N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2009. Cacti 6.5. Technical Report. HP Laboratories.Google Scholar
- S. Ozdemir, D. Sinha, G. Memik, J. Adams, and H. Zhou. 2006. Yield-aware cache architectures. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 15--25. Google Scholar
Digital Library
- D. Roberts, N. S. Kim, and T. Mudge. 2007. On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology. In Proceedings of the 10th Euromicro Conference on Digital System Design (DSD). 570--578. Google Scholar
Digital Library
- A. Sasan, H. Homayoun, A. Eltawil, and F. Kurdahi. 2009. A fault tolerant cache architecture for sub 500mV operation: Resizable data composer cache (RDC-cache). In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 251--260. Google Scholar
Digital Library
- A. Sasan, H. Homayoun, A. M. Eltawil, and F. Kurdahi. 2010. Inquisitive defect cache: A means of combating manufacturing induced process variation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18, 12, 1--13. Google Scholar
Digital Library
- P. P. Shirvani and E. J. Mccluskey. 1999. PADded cache: A new fault-tolerance technique for cache memories. In Proceedings of the 17th IEEE VLSI Test Symposium (VTS'99). 440--445. Google Scholar
Digital Library
- N. Verma and A. Chandrakasan. 2008. A 256 kb 65 nm 8t subthreshold SRAM employing sense-amplifier redundancy. IEEE Journal of Solid-State Circuits 43, 1, 141--149.Google Scholar
Cross Ref
- C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. Khellah, and S.-L. Lu. 2008. Trading off cache capacity for reliability to enable low voltage operation. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA). 203--214. Google Scholar
Digital Library
- W.-F. Wong, C.-K. Koh, Y. Chen, and H. Li. 2007. VOSCH: Voltage scaled cache hierarchies. In Proceedings of the 25th International Conference on Computer Design. 496--503.Google Scholar
- D. H. Yoon and M. Erez. 2009a. Memory mapped ECC: Low-cost error protection for last level caches. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA). 116--127. Google Scholar
Digital Library
- D. H. Yoon and M. Erez. 2009b. Flexible cache error protection using an ECC FIFO. In Proceedings of the Conference on High Performance Computing, Networking, Storage, and Analysis (SC'09). Article No. 49. Google Scholar
Digital Library
- C. Zhang, F. Vahid, and W. Najjar. 2005. A highly configurable cache for low energy embedded systems. ACM Transactions on Embedded Computing Systems 4, 2, 363--387. Google Scholar
Digital Library
Index Terms
Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation
Recommendations
Enabling ultra low voltage system operation by tolerating on-chip cache failures
ISLPED '09: Proceedings of the 2009 ACM/IEEE international symposium on Low power electronics and designExtreme technology integration in the sub-micron regime comes with a rapid rise in heat dissipation and power density for modern processors. Dynamic voltage scaling is a widely used technique to tackle this problem when high performance is not needed. ...
A Novel Fault-Tolerant Last-Level Cache to Improve Reliability at Near-Threshold Voltage
GLSVLSI '18: Proceedings of the 2018 on Great Lakes Symposium on VLSINear-threshold voltage computing (NTC) improves power and energy efficiency of cache by scaling transistor voltage. However, in large SRAM structures, such as last-level cache (LLC), a great number of bit-cell errors will occur when supply voltage ...
Trading off Cache Capacity for Reliability to Enable Low Voltage Operation
One of the most effective techniques to reduce a processor’s power consumption is to reduce supply voltage. However, reducing voltage in the context of manufacturing-induced parameter variations cancause many types of memory circuits to fail. As a ...






Comments