skip to main content
research-article

Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation

Published:17 February 2015Publication History
Skip Abstract Section

Abstract

Caches are known to consume a large part of total microprocessor power. Traditionally, voltage scaling has been used to reduce both dynamic and leakage power in caches. However, aggressive voltage reduction causes process-variation--induced failures in cache SRAM arrays, which compromise cache reliability. In this article, we propose FFT-Cache, a flexible fault-tolerant cache that uses a flexible defect map to configure its architecture to achieve significant reduction in energy consumption through aggressive voltage scaling while maintaining high error reliability. FFT-Cache uses a portion of faulty cache blocks as redundancy—using block-level or line-level replication within or between sets—to tolerate other faulty caches lines and blocks. Our configuration algorithm categorizes the cache lines based on degree of conflict between their blocks to reduce the granularity of redundancy replacement. FFT-Cache thereby sacrifices a minimal number of cache lines to avoid impacting performance while tolerating the maximum amount of defects. Our experimental results on a processor executing SPEC2K benchmarks demonstrate that the operational voltage of both L1/L2 caches can be reduced down to 375 mV, which achieves up to 80% reduction in the dynamic power and up to 48% reduction in the leakage power. This comes with only a small performance loss (<%5) and 13% area overhead.

References

  1. A. Agarwal, B. C. Paul, H. Mahmoodi, A. Datta, and K. Roy. 2005. A process-tolerant cache architecture for improved yield in nanoscale technologies. IEEE Transaction on VLSI Systems 13, 1, 27--38. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. H. Al-Omari and K. Sabri. 2006. New graph coloring algorithms. American Journal of Math and Statistics 2, 4, 739--741.Google ScholarGoogle Scholar
  3. A. Ansari, S. Feng, S. Gupta, and S. Mahlke. 2009a. Enabling ultra low voltage system operation by tolerating on-chip cache failures. In Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED). 307--310. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. A. Ansari, S. Gupta, S. Feng, and S. Mahlke. 2009b. ZerehCache: Armoring cache architectures in high defect density technologies. In Proceedings of the International Symposium on Microarchitecture (Micro). 100--110. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. T. Austin, E. Larson, and D. Ernst. 2002. SimpleScalar: An infrastructure for computer system modeling. IEEE Transactions on Computers 35, 2, 59--67. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. B. Calhoun and A. Chandrakasan. 2006. A 256kb sub-threshold SRAM in 65nm CMOS. In Proceedings of the International Solid-State Circuits Conference (ISSCC). 2592--2601.Google ScholarGoogle Scholar
  7. A. Chakraborty, H. Homayoun, A. Khajeh, N. Dutt, A. Eltawil, and F. Kurdahi. 2010. E &lt; MC2: Less energy through multi-copy cache. In Proceedings of the International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES). 237--246. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. A. Chakraborty, H. Homayoun, A. Khejah, N. Dutt, A. Eltawil, and F. Kurdahi. 2013. Multicopy cache: A highly energy-efficient cache architecture. ACM Transactions on Embedded Computing Systems 13, 5, Article No. 150. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. L. Chang, D. M. Fried, J. Hergenrother, J. W. Sleight, R. H. Dennard, R. K. Montoye, L. Sekaric, S. J. McNab, A. W. Topol, C. D. Adams, K. W. Guarini, and W. Haensch. 2005. Stable SRAM cell design for the 32 nm node and beyond. In Proceedings of the Symposium on VLSI Technology. 128--129.Google ScholarGoogle Scholar
  10. C. Chen and M. Hsiao. 1984. Error-correcting codes for semiconductor memory applications: A state of the art review. IBM Journal of Research and Development 28, 2, 124--134. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. G. Chen, D. Blaauw, T. Mudge, D. Sylvester, and N. Kim. 2007. Yield-driven near-threshold SRAM design. In Proceedings of the International Conference on Computer Aided Design. 660--666. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Z. Chishti, A. R. Alameldeen, C. Wilkerson, W. Wu, and S.-L. Lu. 2009. Improving cache lifetime reliability at ultra-low voltages. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42). 88--99. Google ScholarGoogle ScholarDigital LibraryDigital Library
  13. J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. C. Hoe. 2007. Multi-bit error tolerant caches using two-dimensional error coding. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-40). 197--209. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. W. Klotz. 2002. Graph Coloring Algorithms. Mathematik-Bericht 5, Clausthal University of Technology, Clausthal, Germany.Google ScholarGoogle Scholar
  15. C. K. Koh, W. F. Wong, Y. Chen, and H. Li. 2009a. The salvage cache: A fault-tolerant cache architecture for next-generation memory technologies. In Proceedings of the International Conference on Computer Design (ICCD). 268--274. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. C. K. Koh, W. F. Wong, Y. Chen, and H. Li. 2009b. Tolerating process variations in large, set associative caches: The buddy cache. ACM Transactions on Architecture and Code Optimization 6, 2, Article No. 8. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. J. P. Kulkarni, K. Kim, and K. Roy. 2007. A 160 mv, fully differential, robust Schmitt trigger based sub-threshold SRAM. In Proceedings of the International Symposium on Low Power Electronics and Design. 171--176. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. F. Moradi, D. Wisland, S. Aunet, H. Mahmoodi, and T. Cao. 2008. 65 nm sub-threshold 11t-SRAM for ultra low voltage applications. In Proceedings of the International Symposium on System-on-a-Chip. 113--118.Google ScholarGoogle Scholar
  19. Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi, and M. Yoshimoto. 2007. An area-conscious low-voltage-oriented 8t-SRAM design under DVS environment. In Proceedings of the IEEE Symposium on VLSI Circuits. 256--257.Google ScholarGoogle Scholar
  20. S. Mukhopadhyay, H. Mahmoodi, and K. Roy. 2005. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 24, 12, 1859--1880. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. N. Muralimanohar, R. Balasubramonian, and N. Jouppi. 2009. Cacti 6.5. Technical Report. HP Laboratories.Google ScholarGoogle Scholar
  22. S. Ozdemir, D. Sinha, G. Memik, J. Adams, and H. Zhou. 2006. Yield-aware cache architectures. In Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture. 15--25. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. D. Roberts, N. S. Kim, and T. Mudge. 2007. On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology. In Proceedings of the 10th Euromicro Conference on Digital System Design (DSD). 570--578. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. A. Sasan, H. Homayoun, A. Eltawil, and F. Kurdahi. 2009. A fault tolerant cache architecture for sub 500mV operation: Resizable data composer cache (RDC-cache). In Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. 251--260. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. A. Sasan, H. Homayoun, A. M. Eltawil, and F. Kurdahi. 2010. Inquisitive defect cache: A means of combating manufacturing induced process variation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems 18, 12, 1--13. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. P. P. Shirvani and E. J. Mccluskey. 1999. PADded cache: A new fault-tolerance technique for cache memories. In Proceedings of the 17th IEEE VLSI Test Symposium (VTS'99). 440--445. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. N. Verma and A. Chandrakasan. 2008. A 256 kb 65 nm 8t subthreshold SRAM employing sense-amplifier redundancy. IEEE Journal of Solid-State Circuits 43, 1, 141--149.Google ScholarGoogle ScholarCross RefCross Ref
  28. C. Wilkerson, H. Gao, A. R. Alameldeen, Z. Chishti, M. Khellah, and S.-L. Lu. 2008. Trading off cache capacity for reliability to enable low voltage operation. In Proceedings of the 35th Annual International Symposium on Computer Architecture (ISCA). 203--214. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. W.-F. Wong, C.-K. Koh, Y. Chen, and H. Li. 2007. VOSCH: Voltage scaled cache hierarchies. In Proceedings of the 25th International Conference on Computer Design. 496--503.Google ScholarGoogle Scholar
  30. D. H. Yoon and M. Erez. 2009a. Memory mapped ECC: Low-cost error protection for last level caches. In Proceedings of the 36th Annual International Symposium on Computer Architecture (ISCA). 116--127. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. D. H. Yoon and M. Erez. 2009b. Flexible cache error protection using an ECC FIFO. In Proceedings of the Conference on High Performance Computing, Networking, Storage, and Analysis (SC'09). Article No. 49. Google ScholarGoogle ScholarDigital LibraryDigital Library
  32. C. Zhang, F. Vahid, and W. Najjar. 2005. A highly configurable cache for low energy embedded systems. ACM Transactions on Embedded Computing Systems 4, 2, 363--387. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Using a Flexible Fault-Tolerant Cache to Improve Reliability for Ultra Low Voltage Operation

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in

      Full Access

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!