Abstract
Benchmarks play a key role in Field-Programmable Gate Array (FPGA) architecture and CAD research, enabling the quantitative comparison of tools and architectures. It is important that these benchmarks reflect modern large-scale systems that make use of heterogeneous resources; however, most current FPGA benchmarks are both small and simple. In this artile, we present Titan, a hybrid CAD flow that addresses these issues. The flow uses Altera’s Quartus II FPGA CAD software to perform HDL synthesis and a conversion tool to translate the result into the academic Berkeley Logic Interchange Format (BLIF). Using this flow, we created the Titan23 benchmark set, which consists of 23 large (90K--1.8M block) benchmark circuits covering a wide range of application domains. Using the Titan23 benchmarks and an enhanced model of Altera’s Stratix IV architecture, including a detailed timing model, we compare the performance and quality of VPR and Quartus II targeting the same architecture. We found that VPR is at least 2.8 × slower, uses 6.2 × more memory, 2.2 × more wire, and produces critical paths 1.5 × slower compared to Quartus II. Finally, we identified that VPR’s focus on achieving a dense packing and an inability to take apart clusters is responsible for a large portion of the wire length and critical path delay gap.
- Altera Corporation 2007. Guidance for Accurately Benchmarking FPGAs. Altera Corporation.Google Scholar
- Altera Corporation 2009. Quartus II University Interface Program. Altera Corporation.Google Scholar
- Altera Corporation 2012a. Stratix IV Device Handbook. Altera Corporation.Google Scholar
- Altera Corporation 2012b. Stratix V Device Overview. Altera Corporation.Google Scholar
- V. Betz and J. Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In FPL. 213--222. Google Scholar
Digital Library
- A. Canis, J. Choi, M. Aldham, V. Zhang, A. Kammoona, J. H. Anderson, S. Brown, and T. Czajkowski. 2011. LegUp: High-level synthesis for FPGA-based processor/accelerator systems. In FPGA. 33--36. Google Scholar
Digital Library
- R. Fung, V. Betz, and W. Chow. 2008. Slack allocation and routing to improve FPGA timing while repairing short-path violations. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on 27, 4 (2008), 686--697. Google Scholar
Digital Library
- E. Hung, F. Eslami, and S. J. E. Wilton. 2013. Escaping the academic sandbox: Realizing VPR circuits on xilinx devices. In FCCM. Google Scholar
Digital Library
- IWLS 2005. 2005 Benchmarks. IWLS.Google Scholar
- C. Lavin, M. Padilla, J. Lamprecht, P. Lundrigan, B. Nelson, and B. Hutchings. 2011. RapidSmith: Do-it-yourself CAD tools for xilinx FPGAs. In FPL. 349--355. Google Scholar
Digital Library
- D. Lewis, E. Ahmed, G. Baeckler, V. Betz, M. Bourgeault, D. Cashman, D. Galloway, M. Hutton, C. Lane, A. Lee, P. Leventis, S. Marquardt, C. McClintock, K. Padalia, B. Pedersen, G. Powell, B. Ratchev, S. Reddy, J. Schleicher, K. Stevens, R. Yuan, R. Cliff, and J. Rose. 2005. The Stratix II logic and routing architecture. In FPGA. 14--20. Google Scholar
Digital Library
- D. Lewis, V. Betz, D. Jefferson, A. Lee, C. Lane, P. Leventis, S. Marquardt, C. McClintock, B. Pedersen, G. Powell, S. Reddy, C. Wysocki, R. Cliff, and J. Rose. 2003. The Stratix routing and logic architecture. In FPGA. 12--20. Google Scholar
Digital Library
- C. Loken, D. Gruner, L. Groer, R. Peltier, N. Bunn, M. Craig, T. Henriques, J. Dempsey, C.-H. Yu, J. Chen, L. J. Dursi, J. Chong, S. Northrup, J. Pinto, N. Knecht, and R. Van Zon. 2010. SciNet: Lessons learned from building a power-efficient top-20 system and data centre. Journal of Physics: Conference Series 256, 1 (Nov. 2010).Google Scholar
Cross Ref
- A. Ludwin and V. Betz. 2011. Efficient and deterministic parallel placement for FPGAs. ACM Transactions on Design Automation of Electronic Systems 16, 3 (June 2011), 22:1--22:23. Google Scholar
Digital Library
- A. Mishchenko. 2013. ABC: A System for Sequential Synthesis and Verification. Berkeley Logic Synthesis and Verification Group.Google Scholar
- K. E. Murray, S. Whitty, S. Liu, J. Luu, and V. Betz. 2013a. From quartus to VPR: Converting HDL to BLIF with the titan flow. In FPL. 1--1.Google Scholar
- K. E. Murray, S. Whitty, S. Liu, J. Luu, and V. Betz. 2013b. Titan: Enabling large and complex benchmarks in academic CAD. In FPL. 1--8.Google Scholar
- H. Parandeh-Afshar, H. Benbihi, D. Novo, and P. Ienne. 2012. Rethinking FPGAs: Elude the flexibility excess of LUTs with and-inverter cones. In FPGA. 119--128. Google Scholar
Digital Library
- J. Rose, J. Luu, C. W. Yu, O. Densmore, J. Goeders, A. Somerville, K. B. Kent, P. Jamieson, and J. Anderson. 2012. The VTR project: Architecture and CAD for FPGAs from Verilog to routing. In FPGA. 77--86. Google Scholar
Digital Library
- N. Steiner, A. Wood, H. Shojaei, J. Couch, P. Athanas, and M. French. 2011. Torc: Towards an open-source tool flow. In FPGA. 41--44. Google Scholar
Digital Library
- M. Tom and G. Lemieux. 2005. Logic block clustering of large designs for channel-width constrained FPGAs. In DAC. 726--731. Google Scholar
Digital Library
- N. Viswanathan, C. J. Alpert, C. Sze, Z. Li, G.-J. Nam, and J. A. Roy. 2011. The ISPD-2011 routability-driven placement contest and benchmark suite. In ISPD. 141--146. Google Scholar
Digital Library
- Xilinx Incorporated 2012. 7 Series FPGAs Overview. Xilinx Incorporated.Google Scholar
- A. Yan, R. Cheng, and S. J. E. Wilton. 2002. On the sensitivity of FPGA architectural conclusions to experimental assumptions, tools, and techniques. In FPGA. 147--156. Google Scholar
Digital Library
- S. Yang. 1991. Logic Synthesis and Optimization Benchmarks User Guide 3.0. Technical Report. MCNC.Google Scholar
- W. Zhang, V. Betz, and J. Rose. 2012. Portable and scalable FPGA-based acceleration of a direct linear system solver. ACM TRETS 5, 1, Article 6 (March 2012), 26 pages. Google Scholar
Digital Library
Index Terms
Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD
Recommendations
Application-Specific FPGA using heterogeneous logic blocks
This work presents a new automatic mechanism to explore the solution space between Field Programmable Gate Arrays (FPGAs) and Application-Specific Integrated Circuits (ASICs). This new solution is termed as an Application-Specific Inflexible FPGA (ASIF) ...
Heterogeneous-ASIF: an application specific inflexible FPGA using heterogeneous logic blocks (abstract only)
FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arraysAn Application Specific Inflexible FPGA (ASIF) is an FPGA with reduced flexibility that can implement a set of application circuits which will operate at different times. Application circuits are initially placed and routed on an FPGA in such a way that ...
Hardware accelerated FPGA placement
A key advantage of field-programmable gate arrays (FPGAs) over full-custom and semi-custom devices is that they provide relatively quick implementation from concept to physical realization. However, as modern FPGAs reach close to one million logic ...






Comments